Blame view

drivers/gpio/gpio-u300.c 18.7 KB
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
1
  /*
c103de240   Grant Likely   gpio: reorganize ...
2
   * U300 GPIO module.
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
3
4
5
   *
   * Copyright (C) 2007-2009 ST-Ericsson AB
   * License terms: GNU General Public License (GPL) version 2
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
   * This can driver either of the two basic GPIO cores
   * available in the U300 platforms:
   * COH 901 335   - Used in DB3150 (U300 1.0) and DB3200 (U330 1.0)
   * COH 901 571/3 - Used in DB3210 (U365 2.0) and DB3350 (U335 1.0)
   * Notice that you also have inline macros in <asm-arch/gpio.h>
   * Author: Linus Walleij <linus.walleij@stericsson.com>
   * Author: Jonas Aaberg <jonas.aberg@stericsson.com>
   *
   */
  #include <linux/module.h>
  #include <linux/interrupt.h>
  #include <linux/delay.h>
  #include <linux/errno.h>
  #include <linux/io.h>
  #include <linux/clk.h>
  #include <linux/err.h>
  #include <linux/platform_device.h>
  #include <linux/gpio.h>
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
24
25
26
27
28
29
  /* Reference to GPIO block clock */
  static struct clk *clk;
  
  /* Memory resource */
  static struct resource *memres;
  static void __iomem *virtbase;
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
30
  static struct device *gpiodev;
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
  
  struct u300_gpio_port {
  	const char *name;
  	int irq;
  	int number;
  };
  
  
  static struct u300_gpio_port gpio_ports[] = {
  	{
  		.name = "gpio0",
  		.number = 0,
  	},
  	{
  		.name = "gpio1",
  		.number = 1,
  	},
  	{
  		.name = "gpio2",
  		.number = 2,
  	},
  #ifdef U300_COH901571_3
  	{
  		.name = "gpio3",
  		.number = 3,
  	},
  	{
  		.name = "gpio4",
  		.number = 4,
  	},
  #ifdef CONFIG_MACH_U300_BS335
  	{
  		.name = "gpio5",
  		.number = 5,
  	},
  	{
  		.name = "gpio6",
  		.number = 6,
  	},
  #endif
  #endif
  
  };
  
  
  #ifdef U300_COH901571_3
  
  /* Default input value */
  #define DEFAULT_OUTPUT_LOW   0
  #define DEFAULT_OUTPUT_HIGH  1
  
  /* GPIO Pull-Up status */
  #define DISABLE_PULL_UP  0
  #define ENABLE_PULL_UP  1
  
  #define GPIO_NOT_USED 0
  #define GPIO_IN       1
  #define GPIO_OUT      2
  
  struct u300_gpio_configuration_data {
  	unsigned char pin_usage;
  	unsigned char default_output_value;
  	unsigned char pull_up;
  };
  
  /* Initial configuration */
  const struct u300_gpio_configuration_data
  u300_gpio_config[U300_GPIO_NUM_PORTS][U300_GPIO_PINS_PER_PORT] = {
  #ifdef CONFIG_MACH_U300_BS335
  	/* Port 0, pins 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_HIGH,  DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP}
  	},
  	/* Port 1, pins 0-7 */
  	{
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_HIGH,  DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP}
  	},
  	/* Port 2, pins 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP}
  	},
  	/* Port 3, pins 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP}
  	},
  	/* Port 4, pins 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP}
  	},
  	/* Port 5, pins 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP}
  	},
  	/* Port 6, pind 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP}
  	}
  #endif
  
  #ifdef CONFIG_MACH_U300_BS365
  	/* Port 0, pins 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP}
  	},
  	/* Port 1, pins 0-7 */
  	{
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_HIGH,  DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP}
  	},
  	/* Port 2, pins 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,   DISABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP}
  	},
  	/* Port 3, pins 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP}
  	},
  	/* Port 4, pins 0-7 */
  	{
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_IN,  DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		/* These 4 pins doesn't exist on DB3210 */
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP},
  		{GPIO_OUT, DEFAULT_OUTPUT_LOW,    ENABLE_PULL_UP}
  	}
  #endif
  };
  #endif
  
  
  /* No users == we can power down GPIO */
  static int gpio_users;
  
  struct gpio_struct {
  	int (*callback)(void *);
  	void *data;
  	int users;
  };
  
  static struct gpio_struct gpio_pin[U300_GPIO_MAX];
  
  /*
   * Let drivers register callback in order to get notified when there is
   * an interrupt on the gpio pin
   */
  int gpio_register_callback(unsigned gpio, int (*func)(void *arg), void *data)
  {
  	if (gpio_pin[gpio].callback)
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
259
260
261
  		dev_warn(gpiodev, "%s: WARNING: callback already "
  			 "registered for gpio pin#%d
  ", __func__, gpio);
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
262
263
264
265
266
267
268
269
270
271
  	gpio_pin[gpio].callback = func;
  	gpio_pin[gpio].data = data;
  
  	return 0;
  }
  EXPORT_SYMBOL(gpio_register_callback);
  
  int gpio_unregister_callback(unsigned gpio)
  {
  	if (!gpio_pin[gpio].callback)
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
272
273
274
  		dev_warn(gpiodev, "%s: WARNING: callback already "
  			 "unregistered for gpio pin#%d
  ", __func__, gpio);
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
275
276
277
278
279
280
  	gpio_pin[gpio].callback = NULL;
  	gpio_pin[gpio].data = NULL;
  
  	return 0;
  }
  EXPORT_SYMBOL(gpio_unregister_callback);
ee17962e2   Linus Walleij   ARM: 5731/2: Fix ...
281
282
283
284
285
286
287
288
289
  /* Non-zero means valid */
  int gpio_is_valid(int number)
  {
  	if (number >= 0 &&
  	    number < (U300_GPIO_NUM_PORTS * U300_GPIO_PINS_PER_PORT))
  		return 1;
  	return 0;
  }
  EXPORT_SYMBOL(gpio_is_valid);
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
  int gpio_request(unsigned gpio, const char *label)
  {
  	if (gpio_pin[gpio].users)
  		return -EINVAL;
  	else
  		gpio_pin[gpio].users++;
  
  	gpio_users++;
  
  	return 0;
  }
  EXPORT_SYMBOL(gpio_request);
  
  void gpio_free(unsigned gpio)
  {
  	gpio_users--;
  	gpio_pin[gpio].users--;
  	if (unlikely(gpio_pin[gpio].users < 0)) {
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
308
309
310
  		dev_warn(gpiodev, "warning: gpio#%d release mismatch
  ",
  			 gpio);
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
  		gpio_pin[gpio].users = 0;
  	}
  
  	return;
  }
  EXPORT_SYMBOL(gpio_free);
  
  /* This returns zero or nonzero */
  int gpio_get_value(unsigned gpio)
  {
  	return readl(virtbase + U300_GPIO_PXPDIR +
  	  PIN_TO_PORT(gpio) * U300_GPIO_PORTX_SPACING) & (1 << (gpio & 0x07));
  }
  EXPORT_SYMBOL(gpio_get_value);
  
  /*
   * We hope that the compiler will optimize away the unused branch
   * in case "value" is a constant
   */
  void gpio_set_value(unsigned gpio, int value)
  {
  	u32 val;
  	unsigned long flags;
  
  	local_irq_save(flags);
  	if (value) {
  		/* set */
  		val = readl(virtbase + U300_GPIO_PXPDOR +
  		  PIN_TO_PORT(gpio) * U300_GPIO_PORTX_SPACING)
  		  & (1 << (gpio & 0x07));
  		writel(val | (1 << (gpio & 0x07)), virtbase +
  		  U300_GPIO_PXPDOR +
  		  PIN_TO_PORT(gpio) * U300_GPIO_PORTX_SPACING);
  	} else {
  		/* clear */
  		val = readl(virtbase + U300_GPIO_PXPDOR +
  		  PIN_TO_PORT(gpio) * U300_GPIO_PORTX_SPACING)
  		  & (1 << (gpio & 0x07));
  		writel(val & ~(1 << (gpio & 0x07)), virtbase +
  		  U300_GPIO_PXPDOR +
  		  PIN_TO_PORT(gpio) * U300_GPIO_PORTX_SPACING);
  	}
  	local_irq_restore(flags);
  }
  EXPORT_SYMBOL(gpio_set_value);
  
  int gpio_direction_input(unsigned gpio)
  {
  	unsigned long flags;
  	u32 val;
  
  	if (gpio > U300_GPIO_MAX)
  		return -EINVAL;
  
  	local_irq_save(flags);
  	val = readl(virtbase + U300_GPIO_PXPCR + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	/* Mask out this pin*/
  	val &= ~(U300_GPIO_PXPCR_PIN_MODE_MASK << ((gpio & 0x07) << 1));
  	/* This is not needed since it sets the bits to zero.*/
  	/* val |= (U300_GPIO_PXPCR_PIN_MODE_INPUT << (gpio*2)); */
  	writel(val, virtbase + U300_GPIO_PXPCR + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	local_irq_restore(flags);
  	return 0;
  }
  EXPORT_SYMBOL(gpio_direction_input);
  
  int gpio_direction_output(unsigned gpio, int value)
  {
  	unsigned long flags;
  	u32 val;
  
  	if (gpio > U300_GPIO_MAX)
  		return -EINVAL;
  
  	local_irq_save(flags);
  	val = readl(virtbase + U300_GPIO_PXPCR + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	/* Mask out this pin */
  	val &= ~(U300_GPIO_PXPCR_PIN_MODE_MASK << ((gpio & 0x07) << 1));
  	/*
  	 * FIXME: configure for push/pull, open drain or open source per pin
  	 * in setup. The current driver will only support push/pull.
  	 */
  	val |= (U300_GPIO_PXPCR_PIN_MODE_OUTPUT_PUSH_PULL
  			<< ((gpio & 0x07) << 1));
  	writel(val, virtbase + U300_GPIO_PXPCR + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	gpio_set_value(gpio, value);
  	local_irq_restore(flags);
  	return 0;
  }
  EXPORT_SYMBOL(gpio_direction_output);
  
  /*
   * Enable an IRQ, edge is rising edge (!= 0) or falling edge (==0).
   */
  void enable_irq_on_gpio_pin(unsigned gpio, int edge)
  {
  	u32 val;
  	unsigned long flags;
  	local_irq_save(flags);
  
  	val = readl(virtbase + U300_GPIO_PXIEN + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	val |= (1 << (gpio & 0x07));
  	writel(val, virtbase + U300_GPIO_PXIEN + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	val = readl(virtbase + U300_GPIO_PXICR + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	if (edge)
  		val |= (1 << (gpio & 0x07));
  	else
  		val &= ~(1 << (gpio & 0x07));
  	writel(val, virtbase + U300_GPIO_PXICR + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	local_irq_restore(flags);
  }
  EXPORT_SYMBOL(enable_irq_on_gpio_pin);
  
  void disable_irq_on_gpio_pin(unsigned gpio)
  {
  	u32 val;
  	unsigned long flags;
  
  	local_irq_save(flags);
  	val = readl(virtbase + U300_GPIO_PXIEN + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	val &= ~(1 << (gpio & 0x07));
  	writel(val, virtbase + U300_GPIO_PXIEN + PIN_TO_PORT(gpio) *
  				U300_GPIO_PORTX_SPACING);
  	local_irq_restore(flags);
  }
  EXPORT_SYMBOL(disable_irq_on_gpio_pin);
  
  /* Enable (value == 0) or disable (value == 1) internal pullup */
  void gpio_pullup(unsigned gpio, int value)
  {
  	u32 val;
  	unsigned long flags;
  
  	local_irq_save(flags);
  	if (value) {
  		val = readl(virtbase + U300_GPIO_PXPER + PIN_TO_PORT(gpio) *
  					U300_GPIO_PORTX_SPACING);
  		writel(val | (1 << (gpio & 0x07)), virtbase + U300_GPIO_PXPER +
  				PIN_TO_PORT(gpio) * U300_GPIO_PORTX_SPACING);
  	} else {
  		val = readl(virtbase + U300_GPIO_PXPER + PIN_TO_PORT(gpio) *
  					U300_GPIO_PORTX_SPACING);
  		writel(val & ~(1 << (gpio & 0x07)), virtbase + U300_GPIO_PXPER +
  				PIN_TO_PORT(gpio) * U300_GPIO_PORTX_SPACING);
  	}
  	local_irq_restore(flags);
  }
  EXPORT_SYMBOL(gpio_pullup);
  
  static irqreturn_t gpio_irq_handler(int irq, void *dev_id)
  {
  	struct u300_gpio_port *port = dev_id;
  	u32 val;
  	int pin;
  
  	/* Read event register */
  	val = readl(virtbase + U300_GPIO_PXIEV + port->number *
  				U300_GPIO_PORTX_SPACING);
  	/* Mask with enable register */
  	val &= readl(virtbase + U300_GPIO_PXIEV + port->number *
  				U300_GPIO_PORTX_SPACING);
  	/* Mask relevant bits */
  	val &= U300_GPIO_PXIEV_ALL_IRQ_EVENT_MASK;
  	/* ACK IRQ (clear event) */
  	writel(val, virtbase + U300_GPIO_PXIEV + port->number *
  				U300_GPIO_PORTX_SPACING);
  	/* Print message */
  	while (val != 0) {
  		unsigned gpio;
  
  		pin = __ffs(val);
  		/* mask off this pin */
  		val &= ~(1 << pin);
  		gpio = (port->number << 3) + pin;
  
  		if (gpio_pin[gpio].callback)
  			(void)gpio_pin[gpio].callback(gpio_pin[gpio].data);
  		else
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
498
499
  			dev_dbg(gpiodev, "stray GPIO IRQ on line %d
  ",
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
  			       gpio);
  	}
  	return IRQ_HANDLED;
  }
  
  static void gpio_set_initial_values(void)
  {
  #ifdef U300_COH901571_3
  	int i, j;
  	unsigned long flags;
  	u32 val;
  
  	/* Write default values to all pins */
  	for (i = 0; i < U300_GPIO_NUM_PORTS; i++) {
  		val = 0;
  		for (j = 0; j < 8; j++)
  			val |= (u32) (u300_gpio_config[i][j].default_output_value != DEFAULT_OUTPUT_LOW) << j;
  		local_irq_save(flags);
  		writel(val, virtbase + U300_GPIO_PXPDOR + i * U300_GPIO_PORTX_SPACING);
  		local_irq_restore(flags);
  	}
  
  	/*
  	 * Put all pins that are set to either 'GPIO_OUT' or 'GPIO_NOT_USED'
421f91d21   Uwe Kleine-König   fix typos concern...
524
  	 * to output and 'GPIO_IN' to input for each port. And initialize
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
  	 * default value on outputs.
  	 */
  	for (i = 0; i < U300_GPIO_NUM_PORTS; i++) {
  		for (j = 0; j < U300_GPIO_PINS_PER_PORT; j++) {
  			local_irq_save(flags);
  			val = readl(virtbase + U300_GPIO_PXPCR +
  					 i * U300_GPIO_PORTX_SPACING);
  			/* Mask out this pin */
  			val &= ~(U300_GPIO_PXPCR_PIN_MODE_MASK << (j << 1));
  
  			if (u300_gpio_config[i][j].pin_usage != GPIO_IN)
  				val |= (U300_GPIO_PXPCR_PIN_MODE_OUTPUT_PUSH_PULL << (j << 1));
  			writel(val, virtbase + U300_GPIO_PXPCR +
  					 i * U300_GPIO_PORTX_SPACING);
  			local_irq_restore(flags);
  		}
  	}
  
  	/* Enable or disable the internal pull-ups in the GPIO ASIC block */
  	for (i = 0; i < U300_GPIO_MAX; i++) {
  		val = 0;
  		for (j = 0; j < 8; j++)
fcfadcaa5   Roel Kluin   ARM: 5956/1: misp...
547
  			val |= (u32)((u300_gpio_config[i][j].pull_up == DISABLE_PULL_UP) << j);
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
548
549
550
551
552
553
  		local_irq_save(flags);
  		writel(val, virtbase + U300_GPIO_PXPER + i * U300_GPIO_PORTX_SPACING);
  		local_irq_restore(flags);
  	}
  #endif
  }
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
554
  static int __init gpio_probe(struct platform_device *pdev)
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
555
556
557
558
559
  {
  	u32 val;
  	int err = 0;
  	int i;
  	int num_irqs;
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
560
  	gpiodev = &pdev->dev;
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
561
562
563
564
565
566
  	memset(gpio_pin, 0, sizeof(gpio_pin));
  
  	/* Get GPIO clock */
  	clk = clk_get(&pdev->dev, NULL);
  	if (IS_ERR(clk)) {
  		err = PTR_ERR(clk);
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
567
568
  		dev_err(gpiodev, "could not get GPIO clock
  ");
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
569
570
571
572
  		goto err_no_clk;
  	}
  	err = clk_enable(clk);
  	if (err) {
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
573
574
  		dev_err(gpiodev, "could not enable GPIO clock
  ");
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
575
576
577
578
579
580
  		goto err_no_clk_enable;
  	}
  
  	memres = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  	if (!memres)
  		goto err_no_resource;
28f65c11f   Joe Perches   treewide: Convert...
581
582
  	if (!request_mem_region(memres->start, resource_size(memres),
  				"GPIO Controller")) {
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
583
584
585
  		err = -ENODEV;
  		goto err_no_ioregion;
  	}
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
586
  	virtbase = ioremap(memres->start, resource_size(memres));
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
587
588
589
590
  	if (!virtbase) {
  		err = -ENOMEM;
  		goto err_no_ioremap;
  	}
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
591
592
593
  	dev_info(gpiodev, "remapped 0x%08x to %p
  ",
  		 memres->start, virtbase);
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
594
595
  
  #ifdef U300_COH901335
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
596
597
  	dev_info(gpiodev, "initializing GPIO Controller COH 901 335
  ");
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
598
599
600
601
602
  	/* Turn on the GPIO block */
  	writel(U300_GPIO_CR_BLOCK_CLOCK_ENABLE, virtbase + U300_GPIO_CR);
  #endif
  
  #ifdef U300_COH901571_3
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
603
604
  	dev_info(gpiodev, "initializing GPIO Controller COH 901 571/3
  ");
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
605
  	val = readl(virtbase + U300_GPIO_CR);
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
606
  	dev_info(gpiodev, "COH901571/3 block version: %d, " \
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
607
608
609
610
611
612
  	       "number of cores: %d
  ",
  	       ((val & 0x0000FE00) >> 9),
  	       ((val & 0x000001FC) >> 2));
  	writel(U300_GPIO_CR_BLOCK_CLKRQ_ENABLE, virtbase + U300_GPIO_CR);
  #endif
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
613
614
615
616
617
618
619
620
621
622
623
624
625
  	gpio_set_initial_values();
  
  	for (num_irqs = 0 ; num_irqs < U300_GPIO_NUM_PORTS; num_irqs++) {
  
  		gpio_ports[num_irqs].irq =
  			platform_get_irq_byname(pdev,
  						gpio_ports[num_irqs].name);
  
  		err = request_irq(gpio_ports[num_irqs].irq,
  				  gpio_irq_handler, IRQF_DISABLED,
  				  gpio_ports[num_irqs].name,
  				  &gpio_ports[num_irqs]);
  		if (err) {
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
626
627
628
  			dev_err(gpiodev, "cannot allocate IRQ for %s!
  ",
  				gpio_ports[num_irqs].name);
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
629
630
631
632
633
634
  			goto err_no_irq;
  		}
  		/* Turns off PortX_irq_force */
  		writel(0x0, virtbase + U300_GPIO_PXIFR +
  				 num_irqs * U300_GPIO_PORTX_SPACING);
  	}
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
635
636
637
638
639
640
641
642
  
  	return 0;
  
   err_no_irq:
  	for (i = 0; i < num_irqs; i++)
  		free_irq(gpio_ports[i].irq, &gpio_ports[i]);
  	iounmap(virtbase);
   err_no_ioremap:
28f65c11f   Joe Perches   treewide: Convert...
643
  	release_mem_region(memres->start, resource_size(memres));
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
644
645
646
647
648
649
   err_no_ioregion:
   err_no_resource:
  	clk_disable(clk);
   err_no_clk_enable:
  	clk_put(clk);
   err_no_clk:
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
650
651
  	dev_info(gpiodev, "module ERROR:%d
  ", err);
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
652
653
  	return err;
  }
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
654
  static int __exit gpio_remove(struct platform_device *pdev)
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
655
656
657
658
659
660
661
662
  {
  	int i;
  
  	/* Turn off the GPIO block */
  	writel(0x00000000U, virtbase + U300_GPIO_CR);
  	for (i = 0 ; i < U300_GPIO_NUM_PORTS; i++)
  		free_irq(gpio_ports[i].irq, &gpio_ports[i]);
  	iounmap(virtbase);
28f65c11f   Joe Perches   treewide: Convert...
663
  	release_mem_region(memres->start, resource_size(memres));
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
664
665
666
667
668
669
670
671
672
  	clk_disable(clk);
  	clk_put(clk);
  	return 0;
  }
  
  static struct platform_driver gpio_driver = {
  	.driver		= {
  		.name	= "u300-gpio",
  	},
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
673
  	.remove		= __exit_p(gpio_remove),
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
674
675
676
677
678
  };
  
  
  static int __init u300_gpio_init(void)
  {
f7a9a4d78   Linus Walleij   [ARM] 5510/1: U30...
679
  	return platform_driver_probe(&gpio_driver, gpio_probe);
bd41b99d4   Linus Walleij   [ARM] 5471/2: U30...
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
  }
  
  static void __exit u300_gpio_exit(void)
  {
  	platform_driver_unregister(&gpio_driver);
  }
  
  arch_initcall(u300_gpio_init);
  module_exit(u300_gpio_exit);
  
  MODULE_AUTHOR("Linus Walleij <linus.walleij@stericsson.com>");
  
  #ifdef U300_COH901571_3
  MODULE_DESCRIPTION("ST-Ericsson AB COH 901 571/3 GPIO driver");
  #endif
  
  #ifdef U300_COH901335
  MODULE_DESCRIPTION("ST-Ericsson AB COH 901 335 GPIO driver");
  #endif
  
  MODULE_LICENSE("GPL");