Blame view
drivers/net/bnx2_fw.h
2.84 KB
b6016b767 [BNX2]: New Broad... |
1 2 |
/* bnx2_fw.h: Broadcom NX2 network driver. * |
110d0ef99 [BNX2]: Update fi... |
3 |
* Copyright (c) 2004, 2005, 2006, 2007 Broadcom Corporation |
b6016b767 [BNX2]: New Broad... |
4 5 6 |
* * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by |
57579f762 bnx2: Use request... |
7 |
* the Free Software Foundation. |
b6016b767 [BNX2]: New Broad... |
8 |
*/ |
10343cca2 bnx2: Pre-initial... |
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 |
/* Initialized Values for the Completion Processor. */ static const struct cpu_reg cpu_reg_com = { .mode = BNX2_COM_CPU_MODE, .mode_value_halt = BNX2_COM_CPU_MODE_SOFT_HALT, .mode_value_sstep = BNX2_COM_CPU_MODE_STEP_ENA, .state = BNX2_COM_CPU_STATE, .state_value_clear = 0xffffff, .gpr0 = BNX2_COM_CPU_REG_FILE, .evmask = BNX2_COM_CPU_EVENT_MASK, .pc = BNX2_COM_CPU_PROGRAM_COUNTER, .inst = BNX2_COM_CPU_INSTRUCTION, .bp = BNX2_COM_CPU_HW_BREAKPOINT, .spad_base = BNX2_COM_SCRATCH, .mips_view_base = 0x8000000, }; |
10343cca2 bnx2: Pre-initial... |
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 |
/* Initialized Values the Command Processor. */ static const struct cpu_reg cpu_reg_cp = { .mode = BNX2_CP_CPU_MODE, .mode_value_halt = BNX2_CP_CPU_MODE_SOFT_HALT, .mode_value_sstep = BNX2_CP_CPU_MODE_STEP_ENA, .state = BNX2_CP_CPU_STATE, .state_value_clear = 0xffffff, .gpr0 = BNX2_CP_CPU_REG_FILE, .evmask = BNX2_CP_CPU_EVENT_MASK, .pc = BNX2_CP_CPU_PROGRAM_COUNTER, .inst = BNX2_CP_CPU_INSTRUCTION, .bp = BNX2_CP_CPU_HW_BREAKPOINT, .spad_base = BNX2_CP_SCRATCH, .mips_view_base = 0x8000000, }; |
10343cca2 bnx2: Pre-initial... |
39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 |
/* Initialized Values for the RX Processor. */ static const struct cpu_reg cpu_reg_rxp = { .mode = BNX2_RXP_CPU_MODE, .mode_value_halt = BNX2_RXP_CPU_MODE_SOFT_HALT, .mode_value_sstep = BNX2_RXP_CPU_MODE_STEP_ENA, .state = BNX2_RXP_CPU_STATE, .state_value_clear = 0xffffff, .gpr0 = BNX2_RXP_CPU_REG_FILE, .evmask = BNX2_RXP_CPU_EVENT_MASK, .pc = BNX2_RXP_CPU_PROGRAM_COUNTER, .inst = BNX2_RXP_CPU_INSTRUCTION, .bp = BNX2_RXP_CPU_HW_BREAKPOINT, .spad_base = BNX2_RXP_SCRATCH, .mips_view_base = 0x8000000, }; |
10343cca2 bnx2: Pre-initial... |
54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 |
/* Initialized Values for the TX Patch-up Processor. */ static const struct cpu_reg cpu_reg_tpat = { .mode = BNX2_TPAT_CPU_MODE, .mode_value_halt = BNX2_TPAT_CPU_MODE_SOFT_HALT, .mode_value_sstep = BNX2_TPAT_CPU_MODE_STEP_ENA, .state = BNX2_TPAT_CPU_STATE, .state_value_clear = 0xffffff, .gpr0 = BNX2_TPAT_CPU_REG_FILE, .evmask = BNX2_TPAT_CPU_EVENT_MASK, .pc = BNX2_TPAT_CPU_PROGRAM_COUNTER, .inst = BNX2_TPAT_CPU_INSTRUCTION, .bp = BNX2_TPAT_CPU_HW_BREAKPOINT, .spad_base = BNX2_TPAT_SCRATCH, .mips_view_base = 0x8000000, }; |
10343cca2 bnx2: Pre-initial... |
69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 |
/* Initialized Values for the TX Processor. */ static const struct cpu_reg cpu_reg_txp = { .mode = BNX2_TXP_CPU_MODE, .mode_value_halt = BNX2_TXP_CPU_MODE_SOFT_HALT, .mode_value_sstep = BNX2_TXP_CPU_MODE_STEP_ENA, .state = BNX2_TXP_CPU_STATE, .state_value_clear = 0xffffff, .gpr0 = BNX2_TXP_CPU_REG_FILE, .evmask = BNX2_TXP_CPU_EVENT_MASK, .pc = BNX2_TXP_CPU_PROGRAM_COUNTER, .inst = BNX2_TXP_CPU_INSTRUCTION, .bp = BNX2_TXP_CPU_HW_BREAKPOINT, .spad_base = BNX2_TXP_SCRATCH, .mips_view_base = 0x8000000, }; |