Blame view
include/linux/dmar.h
6.1 KB
10e5247f4
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 |
/* * Copyright (c) 2006, Intel Corporation. * * This program is free software; you can redistribute it and/or modify it * under the terms and conditions of the GNU General Public License, * version 2, as published by the Free Software Foundation. * * This program is distributed in the hope it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for * more details. * * You should have received a copy of the GNU General Public License along with * this program; if not, write to the Free Software Foundation, Inc., 59 Temple * Place - Suite 330, Boston, MA 02111-1307 USA. * * Copyright (C) Ashok Raj <ashok.raj@intel.com> * Copyright (C) Shaohua Li <shaohua.li@intel.com> */ #ifndef __DMAR_H__ #define __DMAR_H__ #include <linux/acpi.h> #include <linux/types.h> |
ba3959276
|
26 |
#include <linux/msi.h> |
1531a6a6b
|
27 |
#include <linux/irqreturn.h> |
10e5247f4
|
28 |
|
ba3959276
|
29 |
struct intel_iommu; |
29b61be65
|
30 |
#if defined(CONFIG_DMAR) || defined(CONFIG_INTR_REMAP) |
2ae210106
|
31 32 33 34 35 36 |
struct dmar_drhd_unit { struct list_head list; /* list of drhd units */ struct acpi_dmar_header *hdr; /* ACPI header */ u64 reg_base_addr; /* register base address*/ struct pci_dev **devices; /* target device array */ int devices_cnt; /* target device count */ |
276dbf997
|
37 |
u16 segment; /* PCI domain */ |
2ae210106
|
38 39 40 41 42 43 44 45 46 |
u8 ignored:1; /* ignore drhd */ u8 include_all:1; struct intel_iommu *iommu; }; extern struct list_head dmar_drhd_units; #define for_each_drhd_unit(drhd) \ list_for_each_entry(drhd, &dmar_drhd_units, list) |
8f912ba4d
|
47 48 49 50 51 52 53 |
#define for_each_active_iommu(i, drhd) \ list_for_each_entry(drhd, &dmar_drhd_units, list) \ if (i=drhd->iommu, drhd->ignored) {} else #define for_each_iommu(i, drhd) \ list_for_each_entry(drhd, &dmar_drhd_units, list) \ if (i=drhd->iommu, 0) {} else |
2ae210106
|
54 |
extern int dmar_table_init(void); |
2ae210106
|
55 56 57 |
extern int dmar_dev_scope_init(void); /* Intel IOMMU detection */ |
480125ba4
|
58 |
extern int detect_intel_iommu(void); |
9d783ba04
|
59 |
extern int enable_drhd_fault_handling(void); |
2ae210106
|
60 |
|
2ae210106
|
61 62 63 |
extern int parse_ioapics_under_ir(void); extern int alloc_iommu(struct dmar_drhd_unit *); #else |
480125ba4
|
64 |
static inline int detect_intel_iommu(void) |
2ae210106
|
65 |
{ |
480125ba4
|
66 |
return -ENODEV; |
2ae210106
|
67 68 69 70 71 72 |
} static inline int dmar_table_init(void) { return -ENODEV; } |
29b61be65
|
73 74 75 76 |
static inline int enable_drhd_fault_handling(void) { return -1; } |
2ae210106
|
77 |
#endif /* !CONFIG_DMAR && !CONFIG_INTR_REMAP */ |
2ae210106
|
78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 |
struct irte { union { struct { __u64 present : 1, fpd : 1, dst_mode : 1, redir_hint : 1, trigger_mode : 1, dlvry_mode : 3, avail : 4, __reserved_1 : 4, vector : 8, __reserved_2 : 8, dest_id : 32; }; __u64 low; }; union { struct { __u64 sid : 16, sq : 2, svt : 2, __reserved_3 : 44; }; __u64 high; }; }; |
423f08595
|
106 |
|
29b61be65
|
107 108 |
#ifdef CONFIG_INTR_REMAP extern int intr_remapping_enabled; |
937582382
|
109 |
extern int intr_remapping_supported(void); |
29b61be65
|
110 |
extern int enable_intr_remapping(int); |
b24696bc5
|
111 112 |
extern void disable_intr_remapping(void); extern int reenable_intr_remapping(int); |
29b61be65
|
113 |
|
b6fcb33ad
|
114 115 116 117 118 119 |
extern int get_irte(int irq, struct irte *entry); extern int modify_irte(int irq, struct irte *irte_modified); extern int alloc_irte(struct intel_iommu *iommu, int irq, u16 count); extern int set_irte_irq(int irq, struct intel_iommu *iommu, u16 index, u16 sub_handle); extern int map_irq_to_irte_handle(int irq, u16 *sub_handle); |
b6fcb33ad
|
120 |
extern int free_irte(int irq); |
75c46fa61
|
121 |
extern struct intel_iommu *map_dev_to_ir(struct pci_dev *dev); |
89027d35a
|
122 |
extern struct intel_iommu *map_ioapic_to_ir(int apic); |
20f3097bf
|
123 |
extern struct intel_iommu *map_hpet_to_ir(u8 id); |
f007e99c8
|
124 |
extern int set_ioapic_sid(struct irte *irte, int apic); |
20f3097bf
|
125 |
extern int set_hpet_sid(struct irte *irte, u8 id); |
f007e99c8
|
126 |
extern int set_msi_sid(struct irte *irte, struct pci_dev *dev); |
2ae210106
|
127 |
#else |
29b61be65
|
128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 |
static inline int alloc_irte(struct intel_iommu *iommu, int irq, u16 count) { return -1; } static inline int modify_irte(int irq, struct irte *irte_modified) { return -1; } static inline int free_irte(int irq) { return -1; } static inline int map_irq_to_irte_handle(int irq, u16 *sub_handle) { return -1; } static inline int set_irte_irq(int irq, struct intel_iommu *iommu, u16 index, u16 sub_handle) { return -1; } static inline struct intel_iommu *map_dev_to_ir(struct pci_dev *dev) { return NULL; } static inline struct intel_iommu *map_ioapic_to_ir(int apic) { return NULL; } |
20f3097bf
|
157 158 159 160 |
static inline struct intel_iommu *map_hpet_to_ir(unsigned int hpet_id) { return NULL; } |
f007e99c8
|
161 162 163 164 |
static inline int set_ioapic_sid(struct irte *irte, int apic) { return 0; } |
20f3097bf
|
165 166 167 168 |
static inline int set_hpet_sid(struct irte *irte, u8 id) { return -1; } |
f007e99c8
|
169 170 171 172 |
static inline int set_msi_sid(struct irte *irte, struct pci_dev *dev) { return 0; } |
2ae210106
|
173 |
#define intr_remapping_enabled (0) |
4917b284d
|
174 175 176 177 178 179 180 181 182 183 184 185 186 187 |
static inline int enable_intr_remapping(int eim) { return -1; } static inline void disable_intr_remapping(void) { } static inline int reenable_intr_remapping(int eim) { return 0; } |
2ae210106
|
188 |
#endif |
3460a6d9c
|
189 190 191 |
/* Can't use the common MSI interrupt functions * since DMAR is not a pci device */ |
5c2837fba
|
192 193 194 |
struct irq_data; extern void dmar_msi_unmask(struct irq_data *data); extern void dmar_msi_mask(struct irq_data *data); |
3460a6d9c
|
195 196 197 |
extern void dmar_msi_read(int irq, struct msi_msg *msg); extern void dmar_msi_write(int irq, struct msi_msg *msg); extern int dmar_set_interrupt(struct intel_iommu *iommu); |
1531a6a6b
|
198 |
extern irqreturn_t dmar_fault(int irq, void *dev_id); |
3460a6d9c
|
199 |
extern int arch_setup_dmar_msi(unsigned int irq); |
9d783ba04
|
200 |
#ifdef CONFIG_DMAR |
2ae210106
|
201 |
extern int iommu_detected, no_iommu; |
10e5247f4
|
202 |
extern struct list_head dmar_rmrr_units; |
10e5247f4
|
203 204 |
struct dmar_rmrr_unit { struct list_head list; /* list of rmrr units */ |
1886e8a90
|
205 |
struct acpi_dmar_header *hdr; /* ACPI header */ |
10e5247f4
|
206 207 208 209 210 |
u64 base_address; /* reserved base address*/ u64 end_address; /* reserved end address */ struct pci_dev **devices; /* target devices */ int devices_cnt; /* target device count */ }; |
ba3959276
|
211 212 |
#define for_each_rmrr_units(rmrr) \ list_for_each_entry(rmrr, &dmar_rmrr_units, list) |
aa5d2b515
|
213 214 215 216 217 218 219 220 |
struct dmar_atsr_unit { struct list_head list; /* list of ATSR units */ struct acpi_dmar_header *hdr; /* ACPI header */ struct pci_dev **devices; /* target devices */ int devices_cnt; /* target device count */ u8 include_all:1; /* include all ports */ }; |
2ae210106
|
221 |
extern int intel_iommu_init(void); |
9d5ce73a6
|
222 223 224 |
#else /* !CONFIG_DMAR: */ static inline int intel_iommu_init(void) { return -ENODEV; } #endif /* CONFIG_DMAR */ |
10e5247f4
|
225 |
#endif /* __DMAR_H__ */ |