Blame view
drivers/edac/i3200_edac.c
12.7 KB
dd8ef1db8 edac: i3200 memor... |
1 2 3 4 5 6 7 8 9 10 11 12 13 |
/* * Intel 3200/3210 Memory Controller kernel module * Copyright (C) 2008-2009 Akamai Technologies, Inc. * Portions by Hitoshi Mitake <h.mitake@gmail.com>. * * This file may be distributed under the terms of the * GNU General Public License. */ #include <linux/module.h> #include <linux/init.h> #include <linux/pci.h> #include <linux/pci_ids.h> |
dd8ef1db8 edac: i3200 memor... |
14 15 |
#include <linux/edac.h> #include <linux/io.h> |
78d88e8a3 edac: rename edac... |
16 |
#include "edac_module.h" |
dd8ef1db8 edac: i3200 memor... |
17 |
|
2f8e2c877 move io-64-nonato... |
18 |
#include <linux/io-64-nonatomic-lo-hi.h> |
797a796a1 asm-generic: arch... |
19 |
|
dd8ef1db8 edac: i3200 memor... |
20 21 22 |
#define EDAC_MOD_STR "i3200_edac" #define PCI_DEVICE_ID_INTEL_3200_HB 0x29f0 |
95b93287c i3200_edac: conve... |
23 |
#define I3200_DIMMS 4 |
dd8ef1db8 edac: i3200 memor... |
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 |
#define I3200_RANKS 8 #define I3200_RANKS_PER_CHANNEL 4 #define I3200_CHANNELS 2 /* Intel 3200 register addresses - device 0 function 0 - DRAM Controller */ #define I3200_MCHBAR_LOW 0x48 /* MCH Memory Mapped Register BAR */ #define I3200_MCHBAR_HIGH 0x4c #define I3200_MCHBAR_MASK 0xfffffc000ULL /* bits 35:14 */ #define I3200_MMR_WINDOW_SIZE 16384 #define I3200_TOM 0xa0 /* Top of Memory (16b) * * 15:10 reserved * 9:0 total populated physical memory */ #define I3200_TOM_MASK 0x3ff /* bits 9:0 */ #define I3200_TOM_SHIFT 26 /* 64MiB grain */ #define I3200_ERRSTS 0xc8 /* Error Status Register (16b) * * 15 reserved * 14 Isochronous TBWRR Run Behind FIFO Full * (ITCV) * 13 Isochronous TBWRR Run Behind FIFO Put * (ITSTV) * 12 reserved * 11 MCH Thermal Sensor Event * for SMI/SCI/SERR (GTSE) * 10 reserved * 9 LOCK to non-DRAM Memory Flag (LCKF) * 8 reserved * 7 DRAM Throttle Flag (DTF) * 6:2 reserved * 1 Multi-bit DRAM ECC Error Flag (DMERR) * 0 Single-bit DRAM ECC Error Flag (DSERR) */ #define I3200_ERRSTS_UE 0x0002 #define I3200_ERRSTS_CE 0x0001 #define I3200_ERRSTS_BITS (I3200_ERRSTS_UE | I3200_ERRSTS_CE) /* Intel MMIO register space - device 0 function 0 - MMR space */ #define I3200_C0DRB 0x200 /* Channel 0 DRAM Rank Boundary (16b x 4) * * 15:10 reserved * 9:0 Channel 0 DRAM Rank Boundary Address */ #define I3200_C1DRB 0x600 /* Channel 1 DRAM Rank Boundary (16b x 4) */ #define I3200_DRB_MASK 0x3ff /* bits 9:0 */ #define I3200_DRB_SHIFT 26 /* 64MiB grain */ #define I3200_C0ECCERRLOG 0x280 /* Channel 0 ECC Error Log (64b) * * 63:48 Error Column Address (ERRCOL) * 47:32 Error Row Address (ERRROW) * 31:29 Error Bank Address (ERRBANK) * 28:27 Error Rank Address (ERRRANK) * 26:24 reserved * 23:16 Error Syndrome (ERRSYND) * 15: 2 reserved * 1 Multiple Bit Error Status (MERRSTS) * 0 Correctable Error Status (CERRSTS) */ #define I3200_C1ECCERRLOG 0x680 /* Chan 1 ECC Error Log (64b) */ #define I3200_ECCERRLOG_CE 0x1 #define I3200_ECCERRLOG_UE 0x2 #define I3200_ECCERRLOG_RANK_BITS 0x18000000 #define I3200_ECCERRLOG_RANK_SHIFT 27 #define I3200_ECCERRLOG_SYNDROME_BITS 0xff0000 #define I3200_ECCERRLOG_SYNDROME_SHIFT 16 #define I3200_CAPID0 0xe0 /* P.95 of spec for details */ struct i3200_priv { void __iomem *window; }; static int nr_channels; static int how_many_channels(struct pci_dev *pdev) { |
5f466cb02 i3200_edac: Add m... |
106 |
int n_channels; |
dd8ef1db8 edac: i3200 memor... |
107 108 109 |
unsigned char capid0_8b; /* 8th byte of CAPID0 */ pci_read_config_byte(pdev, I3200_CAPID0 + 8, &capid0_8b); |
5f466cb02 i3200_edac: Add m... |
110 |
|
dd8ef1db8 edac: i3200 memor... |
111 |
if (capid0_8b & 0x20) { /* check DCD: Dual Channel Disable */ |
956b9ba15 edac: Convert deb... |
112 113 |
edac_dbg(0, "In single channel mode "); |
5f466cb02 i3200_edac: Add m... |
114 |
n_channels = 1; |
dd8ef1db8 edac: i3200 memor... |
115 |
} else { |
956b9ba15 edac: Convert deb... |
116 117 |
edac_dbg(0, "In dual channel mode "); |
5f466cb02 i3200_edac: Add m... |
118 |
n_channels = 2; |
dd8ef1db8 edac: i3200 memor... |
119 |
} |
5f466cb02 i3200_edac: Add m... |
120 121 122 123 124 125 126 127 128 |
if (capid0_8b & 0x10) /* check if both channels are filled */ edac_dbg(0, "2 DIMMS per channel disabled "); else edac_dbg(0, "2 DIMMS per channel enabled "); return n_channels; |
dd8ef1db8 edac: i3200 memor... |
129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 |
} static unsigned long eccerrlog_syndrome(u64 log) { return (log & I3200_ECCERRLOG_SYNDROME_BITS) >> I3200_ECCERRLOG_SYNDROME_SHIFT; } static int eccerrlog_row(int channel, u64 log) { u64 rank = ((log & I3200_ECCERRLOG_RANK_BITS) >> I3200_ECCERRLOG_RANK_SHIFT); return rank | (channel * I3200_RANKS_PER_CHANNEL); } enum i3200_chips { I3200 = 0, }; struct i3200_dev_info { const char *ctl_name; }; struct i3200_error_info { u16 errsts; u16 errsts2; u64 eccerrlog[I3200_CHANNELS]; }; static const struct i3200_dev_info i3200_devs[] = { [I3200] = { .ctl_name = "i3200" }, }; static struct pci_dev *mci_pdev; static int i3200_registered = 1; static void i3200_clear_error_info(struct mem_ctl_info *mci) { struct pci_dev *pdev; |
fd687502d edac: Rename the ... |
171 |
pdev = to_pci_dev(mci->pdev); |
dd8ef1db8 edac: i3200 memor... |
172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 |
/* * Clear any error bits. * (Yes, we really clear bits by writing 1 to them.) */ pci_write_bits16(pdev, I3200_ERRSTS, I3200_ERRSTS_BITS, I3200_ERRSTS_BITS); } static void i3200_get_and_clear_error_info(struct mem_ctl_info *mci, struct i3200_error_info *info) { struct pci_dev *pdev; struct i3200_priv *priv = mci->pvt_info; void __iomem *window = priv->window; |
fd687502d edac: Rename the ... |
187 |
pdev = to_pci_dev(mci->pdev); |
dd8ef1db8 edac: i3200 memor... |
188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 |
/* * This is a mess because there is no atomic way to read all the * registers at once and the registers can transition from CE being * overwritten by UE. */ pci_read_config_word(pdev, I3200_ERRSTS, &info->errsts); if (!(info->errsts & I3200_ERRSTS_BITS)) return; info->eccerrlog[0] = readq(window + I3200_C0ECCERRLOG); if (nr_channels == 2) info->eccerrlog[1] = readq(window + I3200_C1ECCERRLOG); pci_read_config_word(pdev, I3200_ERRSTS, &info->errsts2); /* * If the error is the same for both reads then the first set * of reads is valid. If there is a change then there is a CE * with no info and the second set of reads is valid and * should be UE info. */ if ((info->errsts ^ info->errsts2) & I3200_ERRSTS_BITS) { info->eccerrlog[0] = readq(window + I3200_C0ECCERRLOG); if (nr_channels == 2) info->eccerrlog[1] = readq(window + I3200_C1ECCERRLOG); } i3200_clear_error_info(mci); } static void i3200_process_error_info(struct mem_ctl_info *mci, struct i3200_error_info *info) { int channel; u64 log; if (!(info->errsts & I3200_ERRSTS_BITS)) return; if ((info->errsts ^ info->errsts2) & I3200_ERRSTS_BITS) { |
9eb07a7fb edac: edac_mc_han... |
229 |
edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1, 0, 0, 0, |
03f7eae80 edac: remove arch... |
230 |
-1, -1, -1, "UE overwrote CE", ""); |
dd8ef1db8 edac: i3200 memor... |
231 232 233 234 235 236 |
info->errsts = info->errsts2; } for (channel = 0; channel < nr_channels; channel++) { log = info->eccerrlog[channel]; if (log & I3200_ECCERRLOG_UE) { |
9eb07a7fb edac: edac_mc_han... |
237 |
edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 1, |
95b93287c i3200_edac: conve... |
238 239 240 |
0, 0, 0, eccerrlog_row(channel, log), -1, -1, |
03f7eae80 edac: remove arch... |
241 |
"i3000 UE", ""); |
dd8ef1db8 edac: i3200 memor... |
242 |
} else if (log & I3200_ECCERRLOG_CE) { |
8a3f075d6 i3200_edac: Repor... |
243 |
edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci, 1, |
95b93287c i3200_edac: conve... |
244 245 246 |
0, 0, eccerrlog_syndrome(log), eccerrlog_row(channel, log), -1, -1, |
8a3f075d6 i3200_edac: Repor... |
247 |
"i3000 CE", ""); |
dd8ef1db8 edac: i3200 memor... |
248 249 250 251 252 253 254 |
} } } static void i3200_check(struct mem_ctl_info *mci) { struct i3200_error_info info; |
956b9ba15 edac: Convert deb... |
255 256 |
edac_dbg(1, "MC%d ", mci->mc_idx); |
dd8ef1db8 edac: i3200 memor... |
257 258 259 |
i3200_get_and_clear_error_info(mci, &info); i3200_process_error_info(mci, &info); } |
166e9334e i3200_edac: Make ... |
260 |
static void __iomem *i3200_map_mchbar(struct pci_dev *pdev) |
dd8ef1db8 edac: i3200 memor... |
261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 |
{ union { u64 mchbar; struct { u32 mchbar_low; u32 mchbar_high; }; } u; void __iomem *window; pci_read_config_dword(pdev, I3200_MCHBAR_LOW, &u.mchbar_low); pci_read_config_dword(pdev, I3200_MCHBAR_HIGH, &u.mchbar_high); u.mchbar &= I3200_MCHBAR_MASK; if (u.mchbar != (resource_size_t)u.mchbar) { printk(KERN_ERR "i3200: mmio space beyond accessible range (0x%llx) ", (unsigned long long)u.mchbar); return NULL; } |
4bdc0d676 remove ioremap_no... |
282 |
window = ioremap(u.mchbar, I3200_MMR_WINDOW_SIZE); |
dd8ef1db8 edac: i3200 memor... |
283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 |
if (!window) printk(KERN_ERR "i3200: cannot map mmio space at 0x%llx ", (unsigned long long)u.mchbar); return window; } static void i3200_get_drbs(void __iomem *window, u16 drbs[I3200_CHANNELS][I3200_RANKS_PER_CHANNEL]) { int i; for (i = 0; i < I3200_RANKS_PER_CHANNEL; i++) { drbs[0][i] = readw(window + I3200_C0DRB + 2*i) & I3200_DRB_MASK; drbs[1][i] = readw(window + I3200_C1DRB + 2*i) & I3200_DRB_MASK; |
5f466cb02 i3200_edac: Add m... |
300 301 302 |
edac_dbg(0, "drb[0][%d] = %d, drb[1][%d] = %d ", i, drbs[0][i], i, drbs[1][i]); |
dd8ef1db8 edac: i3200 memor... |
303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 |
} } static bool i3200_is_stacked(struct pci_dev *pdev, u16 drbs[I3200_CHANNELS][I3200_RANKS_PER_CHANNEL]) { u16 tom; pci_read_config_word(pdev, I3200_TOM, &tom); tom &= I3200_TOM_MASK; return drbs[I3200_CHANNELS - 1][I3200_RANKS_PER_CHANNEL - 1] == tom; } static unsigned long drb_to_nr_pages( u16 drbs[I3200_CHANNELS][I3200_RANKS_PER_CHANNEL], bool stacked, int channel, int rank) { int n; n = drbs[channel][rank]; |
61734e183 i3200_edac: Fix t... |
324 325 |
if (!n) return 0; |
dd8ef1db8 edac: i3200 memor... |
326 327 328 329 330 331 332 333 334 335 336 337 338 |
if (rank > 0) n -= drbs[channel][rank - 1]; if (stacked && (channel == 1) && drbs[channel][rank] == drbs[channel][I3200_RANKS_PER_CHANNEL - 1]) n -= drbs[0][I3200_RANKS_PER_CHANNEL - 1]; n <<= (I3200_DRB_SHIFT - PAGE_SHIFT); return n; } static int i3200_probe1(struct pci_dev *pdev, int dev_idx) { int rc; |
084a4fcce edac: move dimm p... |
339 |
int i, j; |
dd8ef1db8 edac: i3200 memor... |
340 |
struct mem_ctl_info *mci = NULL; |
95b93287c i3200_edac: conve... |
341 |
struct edac_mc_layer layers[2]; |
dd8ef1db8 edac: i3200 memor... |
342 343 344 345 |
u16 drbs[I3200_CHANNELS][I3200_RANKS_PER_CHANNEL]; bool stacked; void __iomem *window; struct i3200_priv *priv; |
956b9ba15 edac: Convert deb... |
346 347 |
edac_dbg(0, "MC: "); |
dd8ef1db8 edac: i3200 memor... |
348 349 350 351 352 353 354 |
window = i3200_map_mchbar(pdev); if (!window) return -ENODEV; i3200_get_drbs(window, drbs); nr_channels = how_many_channels(pdev); |
95b93287c i3200_edac: conve... |
355 356 357 358 359 360 |
layers[0].type = EDAC_MC_LAYER_CHIP_SELECT; layers[0].size = I3200_DIMMS; layers[0].is_virt_csrow = true; layers[1].type = EDAC_MC_LAYER_CHANNEL; layers[1].size = nr_channels; layers[1].is_virt_csrow = false; |
ca0907b9e edac: Remove the ... |
361 |
mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers, |
95b93287c i3200_edac: conve... |
362 |
sizeof(struct i3200_priv)); |
dd8ef1db8 edac: i3200 memor... |
363 364 |
if (!mci) return -ENOMEM; |
956b9ba15 edac: Convert deb... |
365 366 |
edac_dbg(3, "MC: init mci "); |
dd8ef1db8 edac: i3200 memor... |
367 |
|
fd687502d edac: Rename the ... |
368 |
mci->pdev = &pdev->dev; |
dd8ef1db8 edac: i3200 memor... |
369 370 371 372 373 374 |
mci->mtype_cap = MEM_FLAG_DDR2; mci->edac_ctl_cap = EDAC_FLAG_SECDED; mci->edac_cap = EDAC_FLAG_SECDED; mci->mod_name = EDAC_MOD_STR; |
dd8ef1db8 edac: i3200 memor... |
375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 |
mci->ctl_name = i3200_devs[dev_idx].ctl_name; mci->dev_name = pci_name(pdev); mci->edac_check = i3200_check; mci->ctl_page_to_phys = NULL; priv = mci->pvt_info; priv->window = window; stacked = i3200_is_stacked(pdev, drbs); /* * The dram rank boundary (DRB) reg values are boundary addresses * for each DRAM rank with a granularity of 64MB. DRB regs are * cumulative; the last one will contain the total memory * contained in all ranks. */ |
61734e183 i3200_edac: Fix t... |
390 |
for (i = 0; i < I3200_DIMMS; i++) { |
dd8ef1db8 edac: i3200 memor... |
391 |
unsigned long nr_pages; |
dd8ef1db8 edac: i3200 memor... |
392 |
|
61734e183 i3200_edac: Fix t... |
393 |
for (j = 0; j < nr_channels; j++) { |
bc9ad9e40 EDAC: Replace EDA... |
394 |
struct dimm_info *dimm = edac_get_dimm(mci, i, j, 0); |
dd8ef1db8 edac: i3200 memor... |
395 |
|
61734e183 i3200_edac: Fix t... |
396 397 398 |
nr_pages = drb_to_nr_pages(drbs, stacked, j, i); if (nr_pages == 0) continue; |
dd8ef1db8 edac: i3200 memor... |
399 |
|
6f6da1360 EDAC: Correct DIM... |
400 401 |
edac_dbg(0, "csrow %d, channel %d%s, size = %ld MiB ", i, j, |
61734e183 i3200_edac: Fix t... |
402 |
stacked ? " (stacked)" : "", PAGES_TO_MiB(nr_pages)); |
084a4fcce edac: move dimm p... |
403 |
|
582a89962 i3200_edac: Fix m... |
404 |
dimm->nr_pages = nr_pages; |
084a4fcce edac: move dimm p... |
405 406 407 408 409 |
dimm->grain = nr_pages << PAGE_SHIFT; dimm->mtype = MEM_DDR2; dimm->dtype = DEV_UNKNOWN; dimm->edac_mode = EDAC_UNKNOWN; } |
dd8ef1db8 edac: i3200 memor... |
410 411 412 413 414 415 |
} i3200_clear_error_info(mci); rc = -ENODEV; if (edac_mc_add_mc(mci)) { |
956b9ba15 edac: Convert deb... |
416 417 |
edac_dbg(3, "MC: failed edac_mc_add_mc() "); |
dd8ef1db8 edac: i3200 memor... |
418 419 420 421 |
goto fail; } /* get this far and it's successful */ |
956b9ba15 edac: Convert deb... |
422 423 |
edac_dbg(3, "MC: success "); |
dd8ef1db8 edac: i3200 memor... |
424 425 426 427 428 429 430 431 432 |
return 0; fail: iounmap(window); if (mci) edac_mc_free(mci); return rc; } |
9b3c6e85c Drivers: edac: re... |
433 |
static int i3200_init_one(struct pci_dev *pdev, const struct pci_device_id *ent) |
dd8ef1db8 edac: i3200 memor... |
434 435 |
{ int rc; |
956b9ba15 edac: Convert deb... |
436 437 |
edac_dbg(0, "MC: "); |
dd8ef1db8 edac: i3200 memor... |
438 439 440 441 442 443 444 445 446 447 |
if (pci_enable_device(pdev) < 0) return -EIO; rc = i3200_probe1(pdev, ent->driver_data); if (!mci_pdev) mci_pdev = pci_dev_get(pdev); return rc; } |
9b3c6e85c Drivers: edac: re... |
448 |
static void i3200_remove_one(struct pci_dev *pdev) |
dd8ef1db8 edac: i3200 memor... |
449 450 451 |
{ struct mem_ctl_info *mci; struct i3200_priv *priv; |
956b9ba15 edac: Convert deb... |
452 453 |
edac_dbg(0, " "); |
dd8ef1db8 edac: i3200 memor... |
454 455 456 457 458 459 460 461 462 |
mci = edac_mc_del_mc(&pdev->dev); if (!mci) return; priv = mci->pvt_info; iounmap(priv->window); edac_mc_free(mci); |
b90fe1568 i3200_edac: Add a... |
463 464 |
pci_disable_device(pdev); |
dd8ef1db8 edac: i3200 memor... |
465 |
} |
ba935f409 EDAC: Remove DEFI... |
466 |
static const struct pci_device_id i3200_pci_tbl[] = { |
dd8ef1db8 edac: i3200 memor... |
467 468 469 470 471 472 473 474 475 476 477 478 479 |
{ PCI_VEND_DEV(INTEL, 3200_HB), PCI_ANY_ID, PCI_ANY_ID, 0, 0, I3200}, { 0, } /* 0 terminated list. */ }; MODULE_DEVICE_TABLE(pci, i3200_pci_tbl); static struct pci_driver i3200_driver = { .name = EDAC_MOD_STR, .probe = i3200_init_one, |
9b3c6e85c Drivers: edac: re... |
480 |
.remove = i3200_remove_one, |
dd8ef1db8 edac: i3200 memor... |
481 482 483 484 485 486 |
.id_table = i3200_pci_tbl, }; static int __init i3200_init(void) { int pci_rc; |
956b9ba15 edac: Convert deb... |
487 488 |
edac_dbg(3, "MC: "); |
dd8ef1db8 edac: i3200 memor... |
489 490 491 492 493 494 495 496 497 498 499 500 501 |
/* Ensure that the OPSTATE is set correctly for POLL or NMI */ opstate_init(); pci_rc = pci_register_driver(&i3200_driver); if (pci_rc < 0) goto fail0; if (!mci_pdev) { i3200_registered = 0; mci_pdev = pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_3200_HB, NULL); if (!mci_pdev) { |
956b9ba15 edac: Convert deb... |
502 503 |
edac_dbg(0, "i3200 pci_get_device fail "); |
dd8ef1db8 edac: i3200 memor... |
504 505 506 507 508 509 |
pci_rc = -ENODEV; goto fail1; } pci_rc = i3200_init_one(mci_pdev, i3200_pci_tbl); if (pci_rc < 0) { |
956b9ba15 edac: Convert deb... |
510 511 |
edac_dbg(0, "i3200 init fail "); |
dd8ef1db8 edac: i3200 memor... |
512 513 514 515 516 517 518 519 520 521 522 |
pci_rc = -ENODEV; goto fail1; } } return 0; fail1: pci_unregister_driver(&i3200_driver); fail0: |
0a98babd8 EDAC: Delete unne... |
523 |
pci_dev_put(mci_pdev); |
dd8ef1db8 edac: i3200 memor... |
524 525 526 527 528 529 |
return pci_rc; } static void __exit i3200_exit(void) { |
956b9ba15 edac: Convert deb... |
530 531 |
edac_dbg(3, "MC: "); |
dd8ef1db8 edac: i3200 memor... |
532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 |
pci_unregister_driver(&i3200_driver); if (!i3200_registered) { i3200_remove_one(mci_pdev); pci_dev_put(mci_pdev); } } module_init(i3200_init); module_exit(i3200_exit); MODULE_LICENSE("GPL"); MODULE_AUTHOR("Akamai Technologies, Inc."); MODULE_DESCRIPTION("MC support for Intel 3200 memory hub controllers"); module_param(edac_op_state, int, 0444); MODULE_PARM_DESC(edac_op_state, "EDAC Error Reporting state: 0=Poll,1=NMI"); |