Blame view
include/linux/mbus.h
2.13 KB
abc848c18
|
1 2 3 4 5 6 7 8 9 10 11 12 |
/* * Marvell MBUS common definitions. * * Copyright (C) 2008 Marvell Semiconductor * * This file is licensed under the terms of the GNU General Public * License version 2. This program is licensed "as is" without any * warranty of any kind, whether express or implied. */ #ifndef __LINUX_MBUS_H #define __LINUX_MBUS_H |
79d946837
|
13 |
struct resource; |
abc848c18
|
14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 |
struct mbus_dram_target_info { /* * The 4-bit MBUS target ID of the DRAM controller. */ u8 mbus_dram_target_id; /* * The base address, size, and MBUS attribute ID for each * of the possible DRAM chip selects. Peripherals are * required to support at least 4 decode windows. */ int num_cs; struct mbus_dram_window { u8 cs_index; u8 mbus_attr; u32 base; u32 size; } cs[4]; }; |
fddddb52a
|
34 35 36 37 38 39 40 41 42 43 |
/* Flags for PCI/PCIe address decoding regions */ #define MVEBU_MBUS_PCI_IO 0x1 #define MVEBU_MBUS_PCI_MEM 0x2 #define MVEBU_MBUS_PCI_WA 0x3 /* * Magic value that explicits that we don't need a remapping-capable * address decoding window. */ #define MVEBU_MBUS_NO_REMAP (0xffffffff) |
95b80e0a9
|
44 45 |
/* Maximum size of a mbus window name */ #define MVEBU_MBUS_MAX_WINNAME_SZ 32 |
63a9332b2
|
46 47 48 49 50 51 52 53 54 55 56 57 |
/* * The Marvell mbus is to be found only on SOCs from the Orion family * at the moment. Provide a dummy stub for other architectures. */ #ifdef CONFIG_PLAT_ORION extern const struct mbus_dram_target_info *mv_mbus_dram_info(void); #else static inline const struct mbus_dram_target_info *mv_mbus_dram_info(void) { return NULL; } #endif |
fddddb52a
|
58 |
|
4749c02b8
|
59 |
int mvebu_mbus_save_cpu_target(u32 *store_addr); |
79d946837
|
60 61 |
void mvebu_mbus_get_pcie_mem_aperture(struct resource *res); void mvebu_mbus_get_pcie_io_aperture(struct resource *res); |
6a63b098f
|
62 63 64 65 |
int mvebu_mbus_add_window_remap_by_id(unsigned int target, unsigned int attribute, phys_addr_t base, size_t size, phys_addr_t remap); |
6a63b098f
|
66 67 |
int mvebu_mbus_add_window_by_id(unsigned int target, unsigned int attribute, phys_addr_t base, size_t size); |
fddddb52a
|
68 69 70 71 |
int mvebu_mbus_del_window(phys_addr_t base, size_t size); int mvebu_mbus_init(const char *soc, phys_addr_t mbus_phys_base, size_t mbus_size, phys_addr_t sdram_phys_base, size_t sdram_size); |
5686a1e5a
|
72 |
int mvebu_mbus_dt_init(bool is_coherent); |
fddddb52a
|
73 74 |
#endif /* __LINUX_MBUS_H */ |