Blame view
drivers/spi/spi-stm32-qspi.c
18.1 KB
c530cd1d9
|
1 2 3 4 5 6 7 |
// SPDX-License-Identifier: GPL-2.0 /* * Copyright (C) STMicroelectronics 2018 - All Rights Reserved * Author: Ludovic Barre <ludovic.barre@st.com> for STMicroelectronics. */ #include <linux/bitfield.h> #include <linux/clk.h> |
245308c62
|
8 9 |
#include <linux/dmaengine.h> #include <linux/dma-mapping.h> |
c530cd1d9
|
10 11 12 13 14 15 16 17 |
#include <linux/errno.h> #include <linux/io.h> #include <linux/iopoll.h> #include <linux/interrupt.h> #include <linux/module.h> #include <linux/mutex.h> #include <linux/of.h> #include <linux/of_device.h> |
2e541b64e
|
18 |
#include <linux/pinctrl/consumer.h> |
9d282c17b
|
19 |
#include <linux/pm_runtime.h> |
c530cd1d9
|
20 21 22 23 24 25 26 27 28 29 30 31 32 |
#include <linux/platform_device.h> #include <linux/reset.h> #include <linux/sizes.h> #include <linux/spi/spi-mem.h> #define QSPI_CR 0x00 #define CR_EN BIT(0) #define CR_ABORT BIT(1) #define CR_DMAEN BIT(2) #define CR_TCEN BIT(3) #define CR_SSHIFT BIT(4) #define CR_DFM BIT(6) #define CR_FSEL BIT(7) |
94613d5ae
|
33 |
#define CR_FTHRES_SHIFT 8 |
c530cd1d9
|
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 |
#define CR_TEIE BIT(16) #define CR_TCIE BIT(17) #define CR_FTIE BIT(18) #define CR_SMIE BIT(19) #define CR_TOIE BIT(20) #define CR_PRESC_MASK GENMASK(31, 24) #define QSPI_DCR 0x04 #define DCR_FSIZE_MASK GENMASK(20, 16) #define QSPI_SR 0x08 #define SR_TEF BIT(0) #define SR_TCF BIT(1) #define SR_FTF BIT(2) #define SR_SMF BIT(3) #define SR_TOF BIT(4) #define SR_BUSY BIT(5) #define SR_FLEVEL_MASK GENMASK(13, 8) #define QSPI_FCR 0x0c #define FCR_CTEF BIT(0) #define FCR_CTCF BIT(1) #define QSPI_DLR 0x10 #define QSPI_CCR 0x14 #define CCR_INST_MASK GENMASK(7, 0) #define CCR_IMODE_MASK GENMASK(9, 8) #define CCR_ADMODE_MASK GENMASK(11, 10) #define CCR_ADSIZE_MASK GENMASK(13, 12) #define CCR_DCYC_MASK GENMASK(22, 18) #define CCR_DMODE_MASK GENMASK(25, 24) #define CCR_FMODE_MASK GENMASK(27, 26) #define CCR_FMODE_INDW (0U << 26) #define CCR_FMODE_INDR (1U << 26) #define CCR_FMODE_APM (2U << 26) #define CCR_FMODE_MM (3U << 26) #define CCR_BUSWIDTH_0 0x0 #define CCR_BUSWIDTH_1 0x1 #define CCR_BUSWIDTH_2 0x2 #define CCR_BUSWIDTH_4 0x3 #define QSPI_AR 0x18 #define QSPI_ABR 0x1c #define QSPI_DR 0x20 #define QSPI_PSMKR 0x24 #define QSPI_PSMAR 0x28 #define QSPI_PIR 0x2c #define QSPI_LPTR 0x30 |
c530cd1d9
|
83 84 85 86 87 88 89 |
#define STM32_QSPI_MAX_MMAP_SZ SZ_256M #define STM32_QSPI_MAX_NORCHIP 2 #define STM32_FIFO_TIMEOUT_US 30000 #define STM32_BUSY_TIMEOUT_US 100000 #define STM32_ABT_TIMEOUT_US 100000 |
245308c62
|
90 |
#define STM32_COMP_TIMEOUT_MS 1000 |
9d282c17b
|
91 |
#define STM32_AUTOSUSPEND_DELAY -1 |
c530cd1d9
|
92 93 94 95 96 97 98 99 100 |
struct stm32_qspi_flash { struct stm32_qspi *qspi; u32 cs; u32 presc; }; struct stm32_qspi { struct device *dev; |
a88eceb17
|
101 |
struct spi_controller *ctrl; |
245308c62
|
102 |
phys_addr_t phys_base; |
c530cd1d9
|
103 104 105 106 107 108 109 110 |
void __iomem *io_base; void __iomem *mm_base; resource_size_t mm_size; struct clk *clk; u32 clk_rate; struct stm32_qspi_flash flash[STM32_QSPI_MAX_NORCHIP]; struct completion data_completion; u32 fmode; |
245308c62
|
111 112 113 |
struct dma_chan *dma_chtx; struct dma_chan *dma_chrx; struct completion dma_completion; |
2e541b64e
|
114 115 |
u32 cr_reg; u32 dcr_reg; |
c530cd1d9
|
116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 |
/* * to protect device configuration, could be different between * 2 flash access (bk1, bk2) */ struct mutex lock; }; static irqreturn_t stm32_qspi_irq(int irq, void *dev_id) { struct stm32_qspi *qspi = (struct stm32_qspi *)dev_id; u32 cr, sr; sr = readl_relaxed(qspi->io_base + QSPI_SR); if (sr & (SR_TEF | SR_TCF)) { /* disable irq */ cr = readl_relaxed(qspi->io_base + QSPI_CR); cr &= ~CR_TCIE & ~CR_TEIE; writel_relaxed(cr, qspi->io_base + QSPI_CR); complete(&qspi->data_completion); } return IRQ_HANDLED; } static void stm32_qspi_read_fifo(u8 *val, void __iomem *addr) { *val = readb_relaxed(addr); } static void stm32_qspi_write_fifo(u8 *val, void __iomem *addr) { writeb_relaxed(*val, addr); } static int stm32_qspi_tx_poll(struct stm32_qspi *qspi, const struct spi_mem_op *op) { void (*tx_fifo)(u8 *val, void __iomem *addr); u32 len = op->data.nbytes, sr; u8 *buf; int ret; if (op->data.dir == SPI_MEM_DATA_IN) { tx_fifo = stm32_qspi_read_fifo; buf = op->data.buf.in; } else { tx_fifo = stm32_qspi_write_fifo; buf = (u8 *)op->data.buf.out; } while (len--) { ret = readl_relaxed_poll_timeout_atomic(qspi->io_base + QSPI_SR, sr, (sr & SR_FTF), 1, STM32_FIFO_TIMEOUT_US); if (ret) { dev_err(qspi->dev, "fifo timeout (len:%d stat:%#x) ", len, sr); return ret; } tx_fifo(buf++, qspi->io_base + QSPI_DR); } return 0; } static int stm32_qspi_tx_mm(struct stm32_qspi *qspi, const struct spi_mem_op *op) { memcpy_fromio(op->data.buf.in, qspi->mm_base + op->addr.val, op->data.nbytes); return 0; } |
245308c62
|
191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 |
static void stm32_qspi_dma_callback(void *arg) { struct completion *dma_completion = arg; complete(dma_completion); } static int stm32_qspi_tx_dma(struct stm32_qspi *qspi, const struct spi_mem_op *op) { struct dma_async_tx_descriptor *desc; enum dma_transfer_direction dma_dir; struct dma_chan *dma_ch; struct sg_table sgt; dma_cookie_t cookie; u32 cr, t_out; int err; if (op->data.dir == SPI_MEM_DATA_IN) { dma_dir = DMA_DEV_TO_MEM; dma_ch = qspi->dma_chrx; } else { dma_dir = DMA_MEM_TO_DEV; dma_ch = qspi->dma_chtx; } /* * spi_map_buf return -EINVAL if the buffer is not DMA-able * (DMA-able: in vmalloc | kmap | virt_addr_valid) */ err = spi_controller_dma_map_mem_op_data(qspi->ctrl, op, &sgt); if (err) return err; desc = dmaengine_prep_slave_sg(dma_ch, sgt.sgl, sgt.nents, dma_dir, DMA_PREP_INTERRUPT); if (!desc) { err = -ENOMEM; goto out_unmap; } cr = readl_relaxed(qspi->io_base + QSPI_CR); reinit_completion(&qspi->dma_completion); desc->callback = stm32_qspi_dma_callback; desc->callback_param = &qspi->dma_completion; cookie = dmaengine_submit(desc); err = dma_submit_error(cookie); if (err) goto out; dma_async_issue_pending(dma_ch); writel_relaxed(cr | CR_DMAEN, qspi->io_base + QSPI_CR); t_out = sgt.nents * STM32_COMP_TIMEOUT_MS; |
775c4c003
|
247 248 |
if (!wait_for_completion_timeout(&qspi->dma_completion, msecs_to_jiffies(t_out))) |
245308c62
|
249 250 251 252 253 254 255 256 257 258 259 260 |
err = -ETIMEDOUT; if (err) dmaengine_terminate_all(dma_ch); out: writel_relaxed(cr & ~CR_DMAEN, qspi->io_base + QSPI_CR); out_unmap: spi_controller_dma_unmap_mem_op_data(qspi->ctrl, op, &sgt); return err; } |
c530cd1d9
|
261 262 263 264 265 266 267 |
static int stm32_qspi_tx(struct stm32_qspi *qspi, const struct spi_mem_op *op) { if (!op->data.nbytes) return 0; if (qspi->fmode == CCR_FMODE_MM) return stm32_qspi_tx_mm(qspi, op); |
245308c62
|
268 269 270 271 |
else if ((op->data.dir == SPI_MEM_DATA_IN && qspi->dma_chrx) || (op->data.dir == SPI_MEM_DATA_OUT && qspi->dma_chtx)) if (!stm32_qspi_tx_dma(qspi, op)) return 0; |
c530cd1d9
|
272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 |
return stm32_qspi_tx_poll(qspi, op); } static int stm32_qspi_wait_nobusy(struct stm32_qspi *qspi) { u32 sr; return readl_relaxed_poll_timeout_atomic(qspi->io_base + QSPI_SR, sr, !(sr & SR_BUSY), 1, STM32_BUSY_TIMEOUT_US); } static int stm32_qspi_wait_cmd(struct stm32_qspi *qspi, const struct spi_mem_op *op) { u32 cr, sr; int err = 0; if (!op->data.nbytes) return stm32_qspi_wait_nobusy(qspi); if (readl_relaxed(qspi->io_base + QSPI_SR) & SR_TCF) goto out; reinit_completion(&qspi->data_completion); cr = readl_relaxed(qspi->io_base + QSPI_CR); writel_relaxed(cr | CR_TCIE | CR_TEIE, qspi->io_base + QSPI_CR); |
775c4c003
|
300 |
if (!wait_for_completion_timeout(&qspi->data_completion, |
245308c62
|
301 |
msecs_to_jiffies(STM32_COMP_TIMEOUT_MS))) { |
c530cd1d9
|
302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 |
err = -ETIMEDOUT; } else { sr = readl_relaxed(qspi->io_base + QSPI_SR); if (sr & SR_TEF) err = -EIO; } out: /* clear flags */ writel_relaxed(FCR_CTCF | FCR_CTEF, qspi->io_base + QSPI_FCR); return err; } static int stm32_qspi_get_mode(struct stm32_qspi *qspi, u8 buswidth) { if (buswidth == 4) return CCR_BUSWIDTH_4; return buswidth; } static int stm32_qspi_send(struct spi_mem *mem, const struct spi_mem_op *op) { struct stm32_qspi *qspi = spi_controller_get_devdata(mem->spi->master); struct stm32_qspi_flash *flash = &qspi->flash[mem->spi->chip_select]; u32 ccr, cr, addr_max; int timeout, err = 0; dev_dbg(qspi->dev, "cmd:%#x mode:%d.%d.%d.%d addr:%#llx len:%#x ", op->cmd.opcode, op->cmd.buswidth, op->addr.buswidth, op->dummy.buswidth, op->data.buswidth, op->addr.val, op->data.nbytes); err = stm32_qspi_wait_nobusy(qspi); if (err) goto abort; addr_max = op->addr.val + op->data.nbytes + 1; if (op->data.dir == SPI_MEM_DATA_IN) { if (addr_max < qspi->mm_size && op->addr.buswidth) qspi->fmode = CCR_FMODE_MM; else qspi->fmode = CCR_FMODE_INDR; } else { qspi->fmode = CCR_FMODE_INDW; } cr = readl_relaxed(qspi->io_base + QSPI_CR); cr &= ~CR_PRESC_MASK & ~CR_FSEL; cr |= FIELD_PREP(CR_PRESC_MASK, flash->presc); cr |= FIELD_PREP(CR_FSEL, flash->cs); writel_relaxed(cr, qspi->io_base + QSPI_CR); if (op->data.nbytes) writel_relaxed(op->data.nbytes - 1, qspi->io_base + QSPI_DLR); else qspi->fmode = CCR_FMODE_INDW; ccr = qspi->fmode; ccr |= FIELD_PREP(CCR_INST_MASK, op->cmd.opcode); ccr |= FIELD_PREP(CCR_IMODE_MASK, stm32_qspi_get_mode(qspi, op->cmd.buswidth)); if (op->addr.nbytes) { ccr |= FIELD_PREP(CCR_ADMODE_MASK, stm32_qspi_get_mode(qspi, op->addr.buswidth)); ccr |= FIELD_PREP(CCR_ADSIZE_MASK, op->addr.nbytes - 1); } if (op->dummy.buswidth && op->dummy.nbytes) ccr |= FIELD_PREP(CCR_DCYC_MASK, op->dummy.nbytes * 8 / op->dummy.buswidth); if (op->data.nbytes) { ccr |= FIELD_PREP(CCR_DMODE_MASK, stm32_qspi_get_mode(qspi, op->data.buswidth)); } writel_relaxed(ccr, qspi->io_base + QSPI_CCR); if (op->addr.nbytes && qspi->fmode != CCR_FMODE_MM) writel_relaxed(op->addr.val, qspi->io_base + QSPI_AR); err = stm32_qspi_tx(qspi, op); /* * Abort in: * -error case * -read memory map: prefetching must be stopped if we read the last * byte of device (device size - fifo size). like device size is not * knows, the prefetching is always stop. */ if (err || qspi->fmode == CCR_FMODE_MM) goto abort; /* wait end of tx in indirect mode */ err = stm32_qspi_wait_cmd(qspi, op); if (err) goto abort; return 0; abort: cr = readl_relaxed(qspi->io_base + QSPI_CR) | CR_ABORT; writel_relaxed(cr, qspi->io_base + QSPI_CR); /* wait clear of abort bit by hw */ timeout = readl_relaxed_poll_timeout_atomic(qspi->io_base + QSPI_CR, cr, !(cr & CR_ABORT), 1, STM32_ABT_TIMEOUT_US); writel_relaxed(FCR_CTCF, qspi->io_base + QSPI_FCR); if (err || timeout) dev_err(qspi->dev, "%s err:%d abort timeout:%d ", __func__, err, timeout); return err; } static int stm32_qspi_exec_op(struct spi_mem *mem, const struct spi_mem_op *op) { struct stm32_qspi *qspi = spi_controller_get_devdata(mem->spi->master); int ret; |
9d282c17b
|
432 |
ret = pm_runtime_get_sync(qspi->dev); |
ea5ee372c
|
433 434 |
if (ret < 0) { pm_runtime_put_noidle(qspi->dev); |
9d282c17b
|
435 |
return ret; |
ea5ee372c
|
436 |
} |
9d282c17b
|
437 |
|
c530cd1d9
|
438 439 440 |
mutex_lock(&qspi->lock); ret = stm32_qspi_send(mem, op); mutex_unlock(&qspi->lock); |
9d282c17b
|
441 442 |
pm_runtime_mark_last_busy(qspi->dev); pm_runtime_put_autosuspend(qspi->dev); |
c530cd1d9
|
443 444 445 446 447 448 449 450 |
return ret; } static int stm32_qspi_setup(struct spi_device *spi) { struct spi_controller *ctrl = spi->master; struct stm32_qspi *qspi = spi_controller_get_devdata(ctrl); struct stm32_qspi_flash *flash; |
2e541b64e
|
451 |
u32 presc; |
9d282c17b
|
452 |
int ret; |
c530cd1d9
|
453 454 455 456 457 458 |
if (ctrl->busy) return -EBUSY; if (!spi->max_speed_hz) return -EINVAL; |
9d282c17b
|
459 |
ret = pm_runtime_get_sync(qspi->dev); |
ea5ee372c
|
460 461 |
if (ret < 0) { pm_runtime_put_noidle(qspi->dev); |
9d282c17b
|
462 |
return ret; |
ea5ee372c
|
463 |
} |
9d282c17b
|
464 |
|
c530cd1d9
|
465 466 467 468 469 470 471 472 |
presc = DIV_ROUND_UP(qspi->clk_rate, spi->max_speed_hz) - 1; flash = &qspi->flash[spi->chip_select]; flash->qspi = qspi; flash->cs = spi->chip_select; flash->presc = presc; mutex_lock(&qspi->lock); |
94613d5ae
|
473 |
qspi->cr_reg = 3 << CR_FTHRES_SHIFT | CR_SSHIFT | CR_EN; |
2e541b64e
|
474 |
writel_relaxed(qspi->cr_reg, qspi->io_base + QSPI_CR); |
c530cd1d9
|
475 476 |
/* set dcr fsize to max address */ |
2e541b64e
|
477 478 |
qspi->dcr_reg = DCR_FSIZE_MASK; writel_relaxed(qspi->dcr_reg, qspi->io_base + QSPI_DCR); |
c530cd1d9
|
479 |
mutex_unlock(&qspi->lock); |
9d282c17b
|
480 481 |
pm_runtime_mark_last_busy(qspi->dev); pm_runtime_put_autosuspend(qspi->dev); |
c530cd1d9
|
482 483 |
return 0; } |
658606ff4
|
484 |
static int stm32_qspi_dma_setup(struct stm32_qspi *qspi) |
245308c62
|
485 486 487 |
{ struct dma_slave_config dma_cfg; struct device *dev = qspi->dev; |
658606ff4
|
488 |
int ret = 0; |
245308c62
|
489 490 491 492 493 494 495 496 497 |
memset(&dma_cfg, 0, sizeof(dma_cfg)); dma_cfg.src_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE; dma_cfg.dst_addr_width = DMA_SLAVE_BUSWIDTH_1_BYTE; dma_cfg.src_addr = qspi->phys_base + QSPI_DR; dma_cfg.dst_addr = qspi->phys_base + QSPI_DR; dma_cfg.src_maxburst = 4; dma_cfg.dst_maxburst = 4; |
658606ff4
|
498 499 500 501 502 503 504 |
qspi->dma_chrx = dma_request_chan(dev, "rx"); if (IS_ERR(qspi->dma_chrx)) { ret = PTR_ERR(qspi->dma_chrx); qspi->dma_chrx = NULL; if (ret == -EPROBE_DEFER) goto out; } else { |
245308c62
|
505 506 507 508 509 510 511 |
if (dmaengine_slave_config(qspi->dma_chrx, &dma_cfg)) { dev_err(dev, "dma rx config failed "); dma_release_channel(qspi->dma_chrx); qspi->dma_chrx = NULL; } } |
658606ff4
|
512 513 514 515 516 |
qspi->dma_chtx = dma_request_chan(dev, "tx"); if (IS_ERR(qspi->dma_chtx)) { ret = PTR_ERR(qspi->dma_chtx); qspi->dma_chtx = NULL; } else { |
245308c62
|
517 518 519 520 521 522 523 |
if (dmaengine_slave_config(qspi->dma_chtx, &dma_cfg)) { dev_err(dev, "dma tx config failed "); dma_release_channel(qspi->dma_chtx); qspi->dma_chtx = NULL; } } |
658606ff4
|
524 |
out: |
245308c62
|
525 |
init_completion(&qspi->dma_completion); |
658606ff4
|
526 527 528 529 530 |
if (ret != -EPROBE_DEFER) ret = 0; return ret; |
245308c62
|
531 532 533 534 535 536 537 538 539 |
} static void stm32_qspi_dma_free(struct stm32_qspi *qspi) { if (qspi->dma_chtx) dma_release_channel(qspi->dma_chtx); if (qspi->dma_chrx) dma_release_channel(qspi->dma_chrx); } |
c530cd1d9
|
540 541 542 543 544 545 546 |
/* * no special host constraint, so use default spi_mem_default_supports_op * to check supported mode. */ static const struct spi_controller_mem_ops stm32_qspi_mem_ops = { .exec_op = stm32_qspi_exec_op, }; |
c530cd1d9
|
547 548 549 550 551 552 553 554 555 556 557 558 559 560 |
static int stm32_qspi_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; struct spi_controller *ctrl; struct reset_control *rstc; struct stm32_qspi *qspi; struct resource *res; int ret, irq; ctrl = spi_alloc_master(dev, sizeof(*qspi)); if (!ctrl) return -ENOMEM; qspi = spi_controller_get_devdata(ctrl); |
a88eceb17
|
561 |
qspi->ctrl = ctrl; |
c530cd1d9
|
562 563 564 |
res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "qspi"); qspi->io_base = devm_ioremap_resource(dev, res); |
a88eceb17
|
565 566 |
if (IS_ERR(qspi->io_base)) { ret = PTR_ERR(qspi->io_base); |
4a08d6c86
|
567 |
goto err_master_put; |
a88eceb17
|
568 |
} |
c530cd1d9
|
569 |
|
245308c62
|
570 |
qspi->phys_base = res->start; |
c530cd1d9
|
571 572 |
res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "qspi_mm"); qspi->mm_base = devm_ioremap_resource(dev, res); |
a88eceb17
|
573 574 |
if (IS_ERR(qspi->mm_base)) { ret = PTR_ERR(qspi->mm_base); |
4a08d6c86
|
575 |
goto err_master_put; |
a88eceb17
|
576 |
} |
c530cd1d9
|
577 578 |
qspi->mm_size = resource_size(res); |
a88eceb17
|
579 580 |
if (qspi->mm_size > STM32_QSPI_MAX_MMAP_SZ) { ret = -EINVAL; |
4a08d6c86
|
581 |
goto err_master_put; |
a88eceb17
|
582 |
} |
c530cd1d9
|
583 584 |
irq = platform_get_irq(pdev, 0); |
4a08d6c86
|
585 586 587 588 |
if (irq < 0) { ret = irq; goto err_master_put; } |
4b562de4e
|
589 |
|
c530cd1d9
|
590 591 592 593 594 |
ret = devm_request_irq(dev, irq, stm32_qspi_irq, 0, dev_name(dev), qspi); if (ret) { dev_err(dev, "failed to request irq "); |
4a08d6c86
|
595 |
goto err_master_put; |
c530cd1d9
|
596 597 598 599 600 |
} init_completion(&qspi->data_completion); qspi->clk = devm_clk_get(dev, NULL); |
a88eceb17
|
601 602 |
if (IS_ERR(qspi->clk)) { ret = PTR_ERR(qspi->clk); |
4a08d6c86
|
603 |
goto err_master_put; |
a88eceb17
|
604 |
} |
c530cd1d9
|
605 606 |
qspi->clk_rate = clk_get_rate(qspi->clk); |
a88eceb17
|
607 608 |
if (!qspi->clk_rate) { ret = -EINVAL; |
4a08d6c86
|
609 |
goto err_master_put; |
a88eceb17
|
610 |
} |
c530cd1d9
|
611 612 613 614 615 |
ret = clk_prepare_enable(qspi->clk); if (ret) { dev_err(dev, "can not enable the clock "); |
4a08d6c86
|
616 |
goto err_master_put; |
c530cd1d9
|
617 618 619 |
} rstc = devm_reset_control_get_exclusive(dev, NULL); |
8196f7bcc
|
620 621 622 |
if (IS_ERR(rstc)) { ret = PTR_ERR(rstc); if (ret == -EPROBE_DEFER) |
35700e221
|
623 |
goto err_clk_disable; |
8196f7bcc
|
624 |
} else { |
c530cd1d9
|
625 626 627 628 629 630 631 |
reset_control_assert(rstc); udelay(2); reset_control_deassert(rstc); } qspi->dev = dev; platform_set_drvdata(pdev, qspi); |
658606ff4
|
632 633 |
ret = stm32_qspi_dma_setup(qspi); if (ret) |
35700e221
|
634 |
goto err_dma_free; |
658606ff4
|
635 |
|
c530cd1d9
|
636 637 638 639 640 641 642 643 644 |
mutex_init(&qspi->lock); ctrl->mode_bits = SPI_RX_DUAL | SPI_RX_QUAD | SPI_TX_DUAL | SPI_TX_QUAD; ctrl->setup = stm32_qspi_setup; ctrl->bus_num = -1; ctrl->mem_ops = &stm32_qspi_mem_ops; ctrl->num_chipselect = STM32_QSPI_MAX_NORCHIP; ctrl->dev.of_node = dev->of_node; |
9d282c17b
|
645 646 647 648 649 |
pm_runtime_set_autosuspend_delay(dev, STM32_AUTOSUSPEND_DELAY); pm_runtime_use_autosuspend(dev); pm_runtime_set_active(dev); pm_runtime_enable(dev); pm_runtime_get_noresume(dev); |
c530cd1d9
|
650 |
ret = devm_spi_register_master(dev, ctrl); |
9d282c17b
|
651 |
if (ret) |
35700e221
|
652 |
goto err_pm_runtime_free; |
9d282c17b
|
653 654 655 656 657 |
pm_runtime_mark_last_busy(dev); pm_runtime_put_autosuspend(dev); return 0; |
c530cd1d9
|
658 |
|
35700e221
|
659 660 661 662 663 664 665 666 667 668 669 670 671 |
err_pm_runtime_free: pm_runtime_get_sync(qspi->dev); /* disable qspi */ writel_relaxed(0, qspi->io_base + QSPI_CR); mutex_destroy(&qspi->lock); pm_runtime_put_noidle(qspi->dev); pm_runtime_disable(qspi->dev); pm_runtime_set_suspended(qspi->dev); pm_runtime_dont_use_autosuspend(qspi->dev); err_dma_free: stm32_qspi_dma_free(qspi); err_clk_disable: clk_disable_unprepare(qspi->clk); |
4a08d6c86
|
672 |
err_master_put: |
3c0af1dd2
|
673 |
spi_master_put(qspi->ctrl); |
c530cd1d9
|
674 675 676 677 678 679 |
return ret; } static int stm32_qspi_remove(struct platform_device *pdev) { struct stm32_qspi *qspi = platform_get_drvdata(pdev); |
35700e221
|
680 681 682 683 684 685 686 687 688 689 |
pm_runtime_get_sync(qspi->dev); /* disable qspi */ writel_relaxed(0, qspi->io_base + QSPI_CR); stm32_qspi_dma_free(qspi); mutex_destroy(&qspi->lock); pm_runtime_put_noidle(qspi->dev); pm_runtime_disable(qspi->dev); pm_runtime_set_suspended(qspi->dev); pm_runtime_dont_use_autosuspend(qspi->dev); clk_disable_unprepare(qspi->clk); |
9d282c17b
|
690 |
|
c530cd1d9
|
691 692 |
return 0; } |
9d282c17b
|
693 |
static int __maybe_unused stm32_qspi_runtime_suspend(struct device *dev) |
2e541b64e
|
694 695 696 697 |
{ struct stm32_qspi *qspi = dev_get_drvdata(dev); clk_disable_unprepare(qspi->clk); |
9d282c17b
|
698 699 700 701 702 703 704 705 706 707 708 709 710 |
return 0; } static int __maybe_unused stm32_qspi_runtime_resume(struct device *dev) { struct stm32_qspi *qspi = dev_get_drvdata(dev); return clk_prepare_enable(qspi->clk); } static int __maybe_unused stm32_qspi_suspend(struct device *dev) { |
2e541b64e
|
711 712 713 714 715 716 717 718 719 720 721 722 723 724 |
pinctrl_pm_select_sleep_state(dev); return 0; } static int __maybe_unused stm32_qspi_resume(struct device *dev) { struct stm32_qspi *qspi = dev_get_drvdata(dev); pinctrl_pm_select_default_state(dev); clk_prepare_enable(qspi->clk); writel_relaxed(qspi->cr_reg, qspi->io_base + QSPI_CR); writel_relaxed(qspi->dcr_reg, qspi->io_base + QSPI_DCR); |
9d282c17b
|
725 726 |
pm_runtime_mark_last_busy(qspi->dev); pm_runtime_put_autosuspend(qspi->dev); |
2e541b64e
|
727 728 |
return 0; } |
9d282c17b
|
729 730 731 732 733 |
static const struct dev_pm_ops stm32_qspi_pm_ops = { SET_RUNTIME_PM_OPS(stm32_qspi_runtime_suspend, stm32_qspi_runtime_resume, NULL) SET_SYSTEM_SLEEP_PM_OPS(stm32_qspi_suspend, stm32_qspi_resume) }; |
2e541b64e
|
734 |
|
c530cd1d9
|
735 736 737 738 739 740 741 742 743 744 745 746 |
static const struct of_device_id stm32_qspi_match[] = { {.compatible = "st,stm32f469-qspi"}, {} }; MODULE_DEVICE_TABLE(of, stm32_qspi_match); static struct platform_driver stm32_qspi_driver = { .probe = stm32_qspi_probe, .remove = stm32_qspi_remove, .driver = { .name = "stm32-qspi", .of_match_table = stm32_qspi_match, |
2e541b64e
|
747 |
.pm = &stm32_qspi_pm_ops, |
c530cd1d9
|
748 749 750 751 752 753 754 |
}, }; module_platform_driver(stm32_qspi_driver); MODULE_AUTHOR("Ludovic Barre <ludovic.barre@st.com>"); MODULE_DESCRIPTION("STMicroelectronics STM32 quad spi driver"); MODULE_LICENSE("GPL v2"); |