Blame view
arch/arc/Kconfig
13.3 KB
d2912cb15
|
1 |
# SPDX-License-Identifier: GPL-2.0-only |
cfdbc2e16
|
2 3 4 |
# # Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) # |
cfdbc2e16
|
5 6 7 |
config ARC def_bool y |
c4c9a040e
|
8 |
select ARC_TIMERS |
58b044066
|
9 |
select ARCH_HAS_DMA_COHERENT_TO_PFN |
f73c90453
|
10 |
select ARCH_HAS_DMA_PREP_COHERENT |
c27d0e904
|
11 |
select ARCH_HAS_PTE_SPECIAL |
347cb6af8
|
12 |
select ARCH_HAS_SETUP_DMA_OPS |
6c3e71dd6
|
13 14 |
select ARCH_HAS_SYNC_DMA_FOR_CPU select ARCH_HAS_SYNC_DMA_FOR_DEVICE |
2a4401687
|
15 |
select ARCH_SUPPORTS_ATOMIC_RMW if ARC_HAS_LLSC |
942fa985e
|
16 |
select ARCH_32BIT_OFF_T |
f06d19e46
|
17 |
select BUILDTIME_EXTABLE_SORT |
4adeefe16
|
18 |
select CLONE_BACKWARDS |
69fbd0987
|
19 |
select COMMON_CLK |
f73c90453
|
20 |
select DMA_DIRECT_REMAP |
ce6365270
|
21 |
select GENERIC_ATOMIC64 if !ISA_ARCV2 || !(ARC_HAS_LL64 && ARC_HAS_LLSC) |
cfdbc2e16
|
22 23 24 25 |
select GENERIC_CLOCKEVENTS select GENERIC_FIND_FIRST_BIT # for now, we don't need GENERIC_IRQ_PROBE, CONFIG_GENERIC_IRQ_CHIP select GENERIC_IRQ_SHOW |
c1678ffcd
|
26 |
select GENERIC_PCI_IOMAP |
cfdbc2e16
|
27 |
select GENERIC_PENDING_IRQ if SMP |
bf287607c
|
28 |
select GENERIC_SCHED_CLOCK |
cfdbc2e16
|
29 |
select GENERIC_SMP_IDLE_THREAD |
f46121bd2
|
30 |
select HAVE_ARCH_KGDB |
547f11257
|
31 |
select HAVE_ARCH_TRACEHOOK |
c27d0e904
|
32 |
select HAVE_DEBUG_STACKOVERFLOW |
5464d03d9
|
33 |
select HAVE_FUTEX_CMPXCHG if FUTEX |
4368902bb
|
34 |
select HAVE_IOREMAP_PROT |
c27d0e904
|
35 36 |
select HAVE_KERNEL_GZIP select HAVE_KERNEL_LZMA |
4d86dfbbd
|
37 38 |
select HAVE_KPROBES select HAVE_KRETPROBES |
eb1357d94
|
39 |
select HAVE_MOD_ARCH_SPECIFIC |
769bc1fd7
|
40 |
select HAVE_OPROFILE |
9c57564e2
|
41 |
select HAVE_PERF_EVENTS |
1b0ccb8a4
|
42 |
select HANDLE_DOMAIN_IRQ |
999159a53
|
43 |
select IRQ_DOMAIN |
cfdbc2e16
|
44 |
select MODULES_USE_ELF_RELA |
999159a53
|
45 46 |
select OF select OF_EARLY_FLATTREE |
20f1b79d3
|
47 |
select PCI_SYSCALL if PCI |
82385732b
|
48 |
select PERF_USE_VMALLOC if ARC_CACHE_VIPT_ALIASING |
cfdbc2e16
|
49 |
|
eb2777397
|
50 51 |
config ARCH_HAS_CACHE_LINE_SIZE def_bool y |
0dafafc3e
|
52 53 54 55 56 |
config TRACE_IRQFLAGS_SUPPORT def_bool y config LOCKDEP_SUPPORT def_bool y |
cfdbc2e16
|
57 58 59 60 61 |
config SCHED_OMIT_FRAME_POINTER def_bool y config GENERIC_CSUM def_bool y |
26f9d5fd8
|
62 |
config ARCH_DISCONTIGMEM_ENABLE |
d140b9bfc
|
63 |
def_bool n |
26f9d5fd8
|
64 |
|
cfdbc2e16
|
65 66 67 68 69 |
config ARCH_FLATMEM_ENABLE def_bool y config MMU def_bool y |
ce816fa88
|
70 |
config NO_IOPORT_MAP |
cfdbc2e16
|
71 72 73 74 75 76 77 |
def_bool y config GENERIC_CALIBRATE_DELAY def_bool y config GENERIC_HWEIGHT def_bool y |
44c8bb914
|
78 79 80 |
config STACKTRACE_SUPPORT def_bool y select STACKTRACE |
fe6c1b861
|
81 82 83 |
config HAVE_ARCH_TRANSPARENT_HUGEPAGE def_bool y depends on ARC_MMU_V4 |
cfdbc2e16
|
84 |
menu "ARC Architecture Configuration" |
93ad700de
|
85 |
menu "ARC Platform/SoC/Board" |
cfdbc2e16
|
86 |
|
072eb6939
|
87 |
source "arch/arc/plat-tb10x/Kconfig" |
556cc1c5f
|
88 |
source "arch/arc/plat-axs10x/Kconfig" |
cfdbc2e16
|
89 |
#New platform adds here |
966657890
|
90 |
source "arch/arc/plat-eznps/Kconfig" |
a518d6377
|
91 |
source "arch/arc/plat-hsdk/Kconfig" |
93ad700de
|
92 |
|
53d98958f
|
93 |
endmenu |
cfdbc2e16
|
94 |
|
1f6ccfff6
|
95 96 |
choice prompt "ARC Instruction Set" |
b7cc40c32
|
97 |
default ISA_ARCV2 |
1f6ccfff6
|
98 99 100 |
config ISA_ARCOMPACT bool "ARCompact ISA" |
fff7fb0b2
|
101 |
select CPU_NO_EFFICIENT_FFS |
1f6ccfff6
|
102 103 |
help The original ARC ISA of ARC600/700 cores |
65bfbcdfd
|
104 105 |
config ISA_ARCV2 bool "ARC ISA v2" |
c4c9a040e
|
106 |
select ARC_TIMERS_64BIT |
65bfbcdfd
|
107 108 |
help ISA for the Next Generation ARC-HS cores |
1f6ccfff6
|
109 110 |
endchoice |
cfdbc2e16
|
111 112 113 114 |
menu "ARC CPU Configuration" choice prompt "ARC Core" |
1f6ccfff6
|
115 116 117 118 |
default ARC_CPU_770 if ISA_ARCOMPACT default ARC_CPU_HS if ISA_ARCV2 if ISA_ARCOMPACT |
cfdbc2e16
|
119 120 121 |
config ARC_CPU_750D bool "ARC750D" |
14a0abfc4
|
122 |
select ARC_CANT_LLSC |
cfdbc2e16
|
123 124 125 126 127 |
help Support for ARC750 core config ARC_CPU_770 bool "ARC770" |
742f8af6c
|
128 |
select ARC_HAS_SWAPE |
cfdbc2e16
|
129 130 131 132 |
help Support for ARC770 core introduced with Rel 4.10 (Summer 2011) This core has a bunch of cool new features: -MMU-v3: Variable Page Sz (4k, 8k, 16k), bigger J-TLB (128x4) |
9a18b5a41
|
133 |
Shared Address Spaces (for sharing TLB entries in MMU) |
cfdbc2e16
|
134 135 |
-Caches: New Prog Model, Region Flush -Insns: endian swap, load-locked/store-conditional, time-stamp-ctr |
9a18b5a41
|
136 |
endif #ISA_ARCOMPACT |
1f6ccfff6
|
137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 |
config ARC_CPU_HS bool "ARC-HS" depends on ISA_ARCV2 help Support for ARC HS38x Cores based on ARCv2 ISA The notable features are: - SMP configurations of upto 4 core with coherency - Optional L2 Cache and IO-Coherency - Revised Interrupt Architecture (multiple priorites, reg banks, auto stack switch, auto regfile save/restore) - MMUv4 (PIPT dcache, Huge Pages) - Instructions for * 64bit load/store: LDD, STD * Hardware assisted divide/remainder: DIV, REM * Function prologue/epilogue: ENTER_S, LEAVE_S * IRQ enable/disable: CLRI, SETI * pop count: FFS, FLS * SETcc, BMSKN, XBFU... |
cfdbc2e16
|
156 157 158 159 |
endchoice config CPU_BIG_ENDIAN bool "Enable Big Endian Mode" |
cfdbc2e16
|
160 161 |
help Build kernel for Big Endian Mode of ARC CPU |
41195d236
|
162 |
config SMP |
82fea5a1b
|
163 |
bool "Symmetric Multi-Processing" |
82fea5a1b
|
164 |
select ARC_MCIP if ISA_ARCV2 |
41195d236
|
165 |
help |
82fea5a1b
|
166 |
This enables support for systems with more than one CPU. |
41195d236
|
167 168 |
if SMP |
41195d236
|
169 |
config NR_CPUS |
3aa4f80e4
|
170 171 |
int "Maximum number of CPUs (2-4096)" range 2 4096 |
82fea5a1b
|
172 |
default "4" |
3971cdc20
|
173 174 |
config ARC_SMP_HALT_ON_RESET bool "Enable Halt-on-reset boot mode" |
3971cdc20
|
175 176 177 178 179 180 |
help In SMP configuration cores can be configured as Halt-on-reset or they could all start at same time. For Halt-on-reset, non masters are parked until Master kicks them so they can start of at designated entry point. For other case, all jump to common entry point and spin wait for Master's signal. |
9a18b5a41
|
181 |
endif #SMP |
41195d236
|
182 |
|
3ce0fefc5
|
183 184 185 186 187 188 189 190 |
config ARC_MCIP bool "ARConnect Multicore IP (MCIP) Support " depends on ISA_ARCV2 default y if SMP help This IP block enables SMP in ARC-HS38 cores. It provides for cross-core interrupts, multi-core debug hardware semaphores, shared memory,.... |
cfdbc2e16
|
191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 |
menuconfig ARC_CACHE bool "Enable Cache Support" default y if ARC_CACHE config ARC_CACHE_LINE_SHIFT int "Cache Line Length (as power of 2)" range 5 7 default "6" help Starting with ARC700 4.9, Cache line length is configurable, This option specifies "N", with Line-len = 2 power N So line lengths of 32, 64, 128 are specified by 5,6,7, respectively Linux only supports same line lengths for I and D caches. config ARC_HAS_ICACHE bool "Use Instruction Cache" default y config ARC_HAS_DCACHE bool "Use Data Cache" default y config ARC_CACHE_PAGES bool "Per Page Cache Control" default y depends on ARC_HAS_ICACHE || ARC_HAS_DCACHE help This can be used to over-ride the global I/D Cache Enable on a per-page basis (but only for pages accessed via MMU such as Kernel Virtual address or User Virtual Address) TLB entries have a per-page Cache Enable Bit. Note that Global I/D ENABLE + Per Page DISABLE works but corollary Global DISABLE + Per Page ENABLE won't work |
4102b5339
|
226 227 |
config ARC_CACHE_VIPT_ALIASING bool "Support VIPT Aliasing D$" |
d1f317d82
|
228 |
depends on ARC_HAS_DCACHE && ISA_ARCOMPACT |
4102b5339
|
229 |
|
9a18b5a41
|
230 |
endif #ARC_CACHE |
cfdbc2e16
|
231 |
|
8b5850f8a
|
232 233 234 235 |
config ARC_HAS_ICCM bool "Use ICCM" help Single Cycle RAMS to store Fast Path Code |
8b5850f8a
|
236 237 238 239 240 241 242 243 244 245 |
config ARC_ICCM_SZ int "ICCM Size in KB" default "64" depends on ARC_HAS_ICCM config ARC_HAS_DCCM bool "Use DCCM" help Single Cycle RAMS to store Fast Path Data |
8b5850f8a
|
246 247 248 249 250 251 252 253 254 255 |
config ARC_DCCM_SZ int "DCCM Size in KB" default "64" depends on ARC_HAS_DCCM config ARC_DCCM_BASE hex "DCCM map address" default "0xA0000000" depends on ARC_HAS_DCCM |
cfdbc2e16
|
256 |
choice |
1f6ccfff6
|
257 |
prompt "MMU Version" |
cfdbc2e16
|
258 259 |
default ARC_MMU_V3 if ARC_CPU_770 default ARC_MMU_V2 if ARC_CPU_750D |
d7a512bfe
|
260 |
default ARC_MMU_V4 if ARC_CPU_HS |
cfdbc2e16
|
261 |
|
c583ee4fb
|
262 |
if ISA_ARCOMPACT |
cfdbc2e16
|
263 264 265 266 267 268 269 270 |
config ARC_MMU_V1 bool "MMU v1" help Orig ARC700 MMU config ARC_MMU_V2 bool "MMU v2" help |
83fc61a56
|
271 |
Fixed the deficiency of v1 - possible thrashing in memcpy scenario |
cfdbc2e16
|
272 273 274 275 276 277 278 279 280 |
when 2 D-TLB and 1 I-TLB entries index into same 2way set. config ARC_MMU_V3 bool "MMU v3" depends on ARC_CPU_770 help Introduced with ARC700 4.10: New Features Variable Page size (1k-16k), var JTLB size 128 x (2 or 4) Shared Address Spaces (SASID) |
c583ee4fb
|
281 |
endif |
d7a512bfe
|
282 283 284 |
config ARC_MMU_V4 bool "MMU v4" depends on ISA_ARCV2 |
cfdbc2e16
|
285 286 287 288 289 290 291 292 293 294 295 296 297 298 |
endchoice choice prompt "MMU Page Size" default ARC_PAGE_SIZE_8K config ARC_PAGE_SIZE_8K bool "8KB" help Choose between 8k vs 16k config ARC_PAGE_SIZE_16K bool "16KB" |
450ed0db0
|
299 |
depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e16
|
300 301 302 |
config ARC_PAGE_SIZE_4K bool "4KB" |
450ed0db0
|
303 |
depends on ARC_MMU_V3 || ARC_MMU_V4 |
cfdbc2e16
|
304 305 |
endchoice |
37eda9df5
|
306 307 308 309 310 311 312 313 314 315 316 317 |
choice prompt "MMU Super Page Size" depends on ISA_ARCV2 && TRANSPARENT_HUGEPAGE default ARC_HUGEPAGE_2M config ARC_HUGEPAGE_2M bool "2MB" config ARC_HUGEPAGE_16M bool "16MB" endchoice |
26f9d5fd8
|
318 319 |
config NODES_SHIFT int "Maximum NUMA Nodes (as a power of 2)" |
3528f84f7
|
320 321 |
default "0" if !DISCONTIGMEM default "1" if DISCONTIGMEM |
26f9d5fd8
|
322 323 324 325 |
depends on NEED_MULTIPLE_NODES ---help--- Accessing memory beyond 1GB (with or w/o PAE) requires 2 memory zones. |
1f6ccfff6
|
326 |
if ISA_ARCOMPACT |
4788a5942
|
327 |
config ARC_COMPACT_IRQ_LEVELS |
60f2b4b8a
|
328 |
bool "Setup Timer IRQ as high Priority" |
41195d236
|
329 |
# if SMP, LV2 enabled ONLY if ARC implementation has LV2 re-entrancy |
60f2b4b8a
|
330 |
depends on !SMP |
4788a5942
|
331 |
|
cfdbc2e16
|
332 333 |
config ARC_FPU_SAVE_RESTORE bool "Enable FPU state persistence across context switch" |
cfdbc2e16
|
334 |
help |
83fc61a56
|
335 |
Double Precision Floating Point unit had dedicated regs which |
cfdbc2e16
|
336 337 338 339 340 |
need to be saved/restored across context-switch. Note that ARC FPU is overly simplistic, unlike say x86, which has hardware pieces to allow software to conditionally save/restore, based on actual usage of FPU by a task. Thus our implemn does this for all tasks in system. |
9a18b5a41
|
341 |
endif #ISA_ARCOMPACT |
1f6ccfff6
|
342 |
|
fbf8e13d3
|
343 344 |
config ARC_CANT_LLSC def_bool n |
cfdbc2e16
|
345 346 347 |
config ARC_HAS_LLSC bool "Insn: LLOCK/SCOND (efficient atomic ops)" default y |
14a0abfc4
|
348 |
depends on !ARC_CANT_LLSC |
cfdbc2e16
|
349 350 351 352 |
config ARC_HAS_SWAPE bool "Insn: SWAPE (endian-swap)" default y |
cfdbc2e16
|
353 |
|
1f6ccfff6
|
354 |
if ISA_ARCV2 |
765514688
|
355 356 357 358 359 360 361 362 |
config ARC_USE_UNALIGNED_MEM_ACCESS bool "Enable unaligned access in HW" default y select HAVE_EFFICIENT_UNALIGNED_ACCESS help The ARC HS architecture supports unaligned memory access which is disabled by default. Enable unaligned access in hardware and use software to use it |
1f6ccfff6
|
363 364 365 366 367 368 369 |
config ARC_HAS_LL64 bool "Insn: 64bit LDD/STD" help Enable gcc to generate 64-bit load/store instructions ISA mandates even/odd registers to allow encoding of two dest operands with 2 possible source operands. default y |
d05a76ab4
|
370 371 372 |
config ARC_HAS_DIV_REM bool "Insn: div, divu, rem, remu" default y |
3d5e80125
|
373 374 |
config ARC_HAS_ACCL_REGS bool "Reg Pair ACCL:ACCH (FPU and/or MPY > 6)" |
af1fc5baa
|
375 |
default y |
3d5e80125
|
376 377 378 379 |
help Depending on the configuration, CPU can contain accumulator reg-pair (also referred to as r58:r59). These can also be used by gcc as GPR so kernel needs to save/restore per process |
e494239a0
|
380 381 382 383 384 385 386 |
config ARC_IRQ_NO_AUTOSAVE bool "Disable hardware autosave regfile on interrupts" default n help On HS cores, taken interrupt auto saves the regfile on stack. This is programmable and can be optionally disabled in which case software INTERRUPT_PROLOGUE/EPILGUE do the needed work |
9a18b5a41
|
387 |
endif # ISA_ARCV2 |
1f6ccfff6
|
388 |
|
cfdbc2e16
|
389 |
endmenu # "ARC CPU Configuration" |
cfdbc2e16
|
390 |
config LINUX_LINK_BASE |
9ed68785f
|
391 |
hex "Kernel link address" |
cfdbc2e16
|
392 393 394 395 396 397 398 399 400 401 |
default "0x80000000" help ARC700 divides the 32 bit phy address space into two equal halves -Lower 2G (0 - 0x7FFF_FFFF ) is user virtual, translated by MMU -Upper 2G (0x8000_0000 onwards) is untranslated, for kernel Typically Linux kernel is linked at the start of untransalted addr, hence the default value of 0x8zs. However some customers have peripherals mapped at this addr, so Linux needs to be scooted a bit. If you don't know what the above means, leave this setting alone. |
ff1c0b6a7
|
402 |
This needs to match memory start address specified in Device Tree |
cfdbc2e16
|
403 |
|
9ed68785f
|
404 405 406 407 408 409 410 |
config LINUX_RAM_BASE hex "RAM base address" default LINUX_LINK_BASE help By default Linux is linked at base of RAM. However in some special cases (such as HSDK), Linux can't be linked at start of DDR, hence this option. |
45890f6d3
|
411 412 |
config HIGHMEM bool "High Memory Support" |
d140b9bfc
|
413 |
select ARCH_DISCONTIGMEM_ENABLE |
45890f6d3
|
414 415 416 417 |
help With ARC 2G:2G address split, only upper 2G is directly addressable by kernel. Enable this to potentially allow access to rest of 2G and PAE in future |
5a364c2a1
|
418 419 |
config ARC_HAS_PAE40 bool "Support for the 40-bit Physical Address Extension" |
5a364c2a1
|
420 |
depends on ISA_ARCV2 |
cf4100d1c
|
421 |
select HIGHMEM |
d4a451d5f
|
422 |
select PHYS_ADDR_T_64BIT |
5a364c2a1
|
423 424 425 |
help Enable access to physical memory beyond 4G, only supported on ARC cores with 40 bit Physical Addressing support |
15ca68a99
|
426 |
config ARC_KVADDR_SIZE |
83fc61a56
|
427 |
int "Kernel Virtual Address Space size (MB)" |
15ca68a99
|
428 429 430 431 432 433 434 435 |
range 0 512 default "256" help The kernel address space is carved out of 256MB of translated address space for catering to vmalloc, modules, pkmap, fixmap. This however may not suffice vmalloc requirements of a 4K CPU EZChip system. So allow this to be stretched to 512 MB (by extending into the reserved kernel-user gutter) |
080c37473
|
436 437 438 439 440 441 |
config ARC_CURR_IN_REG bool "Dedicate Register r25 for current_task pointer" default y help This reserved Register R25 to point to Current Task in kernel mode. This saves memory access for each such access |
2e651ea15
|
442 |
|
1736a56f3
|
443 |
config ARC_EMUL_UNALIGNED |
2e651ea15
|
444 |
bool "Emulate unaligned memory access (userspace only)" |
2e651ea15
|
445 446 |
select SYSCTL_ARCH_UNALIGN_NO_WARN select SYSCTL_ARCH_UNALIGN_ALLOW |
1f6ccfff6
|
447 |
depends on ISA_ARCOMPACT |
2e651ea15
|
448 449 450 451 |
help This enables misaligned 16 & 32 bit memory access from user space. Use ONLY-IF-ABS-NECESSARY as it will be very slow and also can hide potential bugs in code |
cfdbc2e16
|
452 453 454 |
config HZ int "Timer Frequency" default 100 |
cbe056f76
|
455 456 |
config ARC_METAWARE_HLINK bool "Support for Metaware debugger assisted Host access" |
cbe056f76
|
457 458 459 460 461 |
help This options allows a Linux userland apps to directly access host file system (open/creat/read/write etc) with help from Metaware Debugger. This can come in handy for Linux-host communication when there is no real usable peripheral such as EMAC. |
cfdbc2e16
|
462 463 464 |
menuconfig ARC_DBG bool "ARC debugging" default y |
aa6083ed5
|
465 |
if ARC_DBG |
854a0d950
|
466 467 |
config ARC_DW2_UNWIND bool "Enable DWARF specific kernel stack unwind" |
854a0d950
|
468 469 470 471 472 473 474 475 476 477 |
default y select KALLSYMS help Compiles the kernel with DWARF unwind information and can be used to get stack backtraces. If you say Y here the resulting kernel image will be slightly larger but not slower, and it will give very useful debugging information. If you don't debug the kernel, you can say N, but we may not be able to solve problems without frame unwind information |
cfdbc2e16
|
478 479 |
config ARC_DBG_TLB_PARANOIA bool "Paranoia Checks in Low Level TLB Handlers" |
cfdbc2e16
|
480 |
|
aa6083ed5
|
481 |
endif |
999159a53
|
482 483 484 485 486 |
config ARC_BUILTIN_DTB_NAME string "Built in DTB" help Set the name of the DTB to embed in the vmlinux binary Leaving it blank selects the minimal "skeleton" dtb |
cfdbc2e16
|
487 |
endmenu # "ARC Architecture Configuration" |
37eda9df5
|
488 489 490 491 |
config FORCE_MAX_ZONEORDER int "Maximum zone order" default "12" if ARC_HUGEPAGE_16M default "11" |
996bad6cb
|
492 |
source "kernel/power/Kconfig" |