Blame view

arch/arm/mach-highbank/platsmp.c 2.02 KB
673884578   Rob Herring   ARM: highbank: ad...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
  /*
   * Copyright 2010-2011 Calxeda, Inc.
   * Based on platsmp.c, Copyright (C) 2002 ARM Ltd.
   *
   * This program is free software; you can redistribute it and/or modify it
   * under the terms and conditions of the GNU General Public License,
   * version 2, as published by the Free Software Foundation.
   *
   * This program is distributed in the hope it will be useful, but WITHOUT
   * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   * more details.
   *
   * You should have received a copy of the GNU General Public License along with
   * this program.  If not, see <http://www.gnu.org/licenses/>.
   */
  #include <linux/init.h>
  #include <linux/smp.h>
  #include <linux/io.h>
  
  #include <asm/smp_scu.h>
  #include <asm/hardware/gic.h>
  
  #include "core.h"
  
  extern void secondary_startup(void);
  
  void __cpuinit platform_secondary_init(unsigned int cpu)
  {
  	gic_secondary_init(0);
  }
  
  int __cpuinit boot_secondary(unsigned int cpu, struct task_struct *idle)
  {
  	gic_raise_softirq(cpumask_of(cpu), 0);
  	return 0;
  }
  
  /*
   * Initialise the CPU possible map early - this describes the CPUs
   * which may be present or become present in the system.
   */
  void __init smp_init_cpus(void)
  {
  	unsigned int i, ncores;
  
  	ncores = scu_get_core_count(scu_base_addr);
  
  	/* sanity check */
  	if (ncores > NR_CPUS) {
  		printk(KERN_WARNING
  		       "highbank: no. of cores (%d) greater than configured "
  		       "maximum of %d - clipping
  ",
  		       ncores, NR_CPUS);
  		ncores = NR_CPUS;
  	}
  
  	for (i = 0; i < ncores; i++)
  		set_cpu_possible(i, true);
  
  	set_smp_cross_call(gic_raise_softirq);
  }
  
  void __init platform_smp_prepare_cpus(unsigned int max_cpus)
  {
  	int i;
  
  	scu_enable(scu_base_addr);
  
  	/*
  	 * Write the address of secondary startup into the jump table
  	 * The cores are in wfi and wait until they receive a soft interrupt
  	 * and a non-zero value to jump to. Then the secondary CPU branches
  	 * to this address.
  	 */
  	for (i = 1; i < max_cpus; i++)
  		highbank_set_cpu_jump(i, secondary_startup);
  }