Blame view

arch/arm/mach-picoxcell/time.c 2.93 KB
af75655c0   Jamie Iles   picoxcell: suppor...
1
2
3
4
5
6
7
8
9
10
11
12
13
  /*
   * Copyright (c) 2011 Picochip Ltd., Jamie Iles
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 as
   * published by the Free Software Foundation.
   *
   * All enquiries to support@picochip.com
   */
  #include <linux/dw_apb_timer.h>
  #include <linux/of.h>
  #include <linux/of_address.h>
  #include <linux/of_irq.h>
af75655c0   Jamie Iles   picoxcell: suppor...
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
  
  #include <asm/mach/time.h>
  #include <asm/sched_clock.h>
  
  #include "common.h"
  
  static void timer_get_base_and_rate(struct device_node *np,
  				    void __iomem **base, u32 *rate)
  {
  	*base = of_iomap(np, 0);
  
  	if (!*base)
  		panic("Unable to map regs for %s", np->name);
  
  	if (of_property_read_u32(np, "clock-freq", rate))
  		panic("No clock-freq property for %s", np->name);
  }
  
  static void picoxcell_add_clockevent(struct device_node *event_timer)
  {
  	void __iomem *iobase;
  	struct dw_apb_clock_event_device *ced;
  	u32 irq, rate;
  
  	irq = irq_of_parse_and_map(event_timer, 0);
  	if (irq == NO_IRQ)
  		panic("No IRQ for clock event timer");
  
  	timer_get_base_and_rate(event_timer, &iobase, &rate);
  
  	ced = dw_apb_clockevent_init(0, event_timer->name, 300, iobase, irq,
  				     rate);
  	if (!ced)
  		panic("Unable to initialise clockevent device");
  
  	dw_apb_clockevent_register(ced);
  }
  
  static void picoxcell_add_clocksource(struct device_node *source_timer)
  {
  	void __iomem *iobase;
  	struct dw_apb_clocksource *cs;
  	u32 rate;
  
  	timer_get_base_and_rate(source_timer, &iobase, &rate);
  
  	cs = dw_apb_clocksource_init(300, source_timer->name, iobase, rate);
  	if (!cs)
  		panic("Unable to initialise clocksource device");
  
  	dw_apb_clocksource_start(cs);
  	dw_apb_clocksource_register(cs);
  }
af75655c0   Jamie Iles   picoxcell: suppor...
67
  static void __iomem *sched_io_base;
2f0778afa   Marc Zyngier   ARM: 7205/2: sche...
68
  unsigned u32 notrace picoxcell_read_sched_clock(void)
af75655c0   Jamie Iles   picoxcell: suppor...
69
  {
2f0778afa   Marc Zyngier   ARM: 7205/2: sche...
70
  	return __raw_readl(sched_io_base);
af75655c0   Jamie Iles   picoxcell: suppor...
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
  }
  
  static const struct of_device_id picoxcell_rtc_ids[] __initconst = {
  	{ .compatible = "picochip,pc3x2-rtc" },
  	{ /* Sentinel */ },
  };
  
  static void picoxcell_init_sched_clock(void)
  {
  	struct device_node *sched_timer;
  	u32 rate;
  
  	sched_timer = of_find_matching_node(NULL, picoxcell_rtc_ids);
  	if (!sched_timer)
  		panic("No RTC for sched clock to use");
  
  	timer_get_base_and_rate(sched_timer, &sched_io_base, &rate);
  	of_node_put(sched_timer);
2f0778afa   Marc Zyngier   ARM: 7205/2: sche...
89
  	setup_sched_clock(picoxcell_read_sched_clock, 32, rate);
af75655c0   Jamie Iles   picoxcell: suppor...
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
  }
  
  static const struct of_device_id picoxcell_timer_ids[] __initconst = {
  	{ .compatible = "picochip,pc3x2-timer" },
  	{},
  };
  
  static void __init picoxcell_timer_init(void)
  {
  	struct device_node *event_timer, *source_timer;
  
  	event_timer = of_find_matching_node(NULL, picoxcell_timer_ids);
  	if (!event_timer)
  		panic("No timer for clockevent");
  	picoxcell_add_clockevent(event_timer);
  
  	source_timer = of_find_matching_node(event_timer, picoxcell_timer_ids);
  	if (!source_timer)
  		panic("No timer for clocksource");
  	picoxcell_add_clocksource(source_timer);
  
  	of_node_put(source_timer);
  
  	picoxcell_init_sched_clock();
  }
  
  struct sys_timer picoxcell_timer = {
  	.init = picoxcell_timer_init,
  };