Blame view
arch/arm/mm/proc-xsc3.S
14 KB
23bdf86aa [ARM] 3377/2: add... |
1 2 3 4 |
/* * linux/arch/arm/mm/proc-xsc3.S * * Original Author: Matthew Gilbert |
57fee39f4 [ARM] 4061/1: xsc... |
5 |
* Current Maintainer: Lennert Buytenhek <buytenh@wantstofly.org> |
23bdf86aa [ARM] 3377/2: add... |
6 7 |
* * Copyright 2004 (C) Intel Corp. |
850b42933 [ARM] 4123/1: xsc... |
8 |
* Copyright 2005 (C) MontaVista Software, Inc. |
23bdf86aa [ARM] 3377/2: add... |
9 10 11 12 13 |
* * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * |
850b42933 [ARM] 4123/1: xsc... |
14 15 |
* MMU functions for the Intel XScale3 Core (XSC3). The XSC3 core is * an extension to Intel's original XScale core that adds the following |
23bdf86aa [ARM] 3377/2: add... |
16 17 18 19 20 21 |
* features: * * - ARMv6 Supersections * - Low Locality Reference pages (replaces mini-cache) * - 36-bit addressing * - L2 cache |
850b42933 [ARM] 4123/1: xsc... |
22 |
* - Cache coherency if chipset supports it |
23bdf86aa [ARM] 3377/2: add... |
23 |
* |
850b42933 [ARM] 4123/1: xsc... |
24 |
* Based on original XScale code by Nicolas Pitre. |
23bdf86aa [ARM] 3377/2: add... |
25 26 27 28 29 |
*/ #include <linux/linkage.h> #include <linux/init.h> #include <asm/assembler.h> |
5ec9407dd [ARM] Don't inclu... |
30 |
#include <asm/hwcap.h> |
23bdf86aa [ARM] 3377/2: add... |
31 |
#include <asm/pgtable.h> |
b48340aff [ARM] 3425/1: xsc... |
32 |
#include <asm/pgtable-hwdef.h> |
23bdf86aa [ARM] 3377/2: add... |
33 34 35 36 37 38 39 40 41 42 43 |
#include <asm/page.h> #include <asm/ptrace.h> #include "proc-macros.S" /* * This is the maximum size of an area which will be flushed. If the * area is larger than this, then we flush the whole cache. */ #define MAX_AREA_SIZE 32768 /* |
850b42933 [ARM] 4123/1: xsc... |
44 |
* The cache line size of the L1 I, L1 D and unified L2 cache. |
23bdf86aa [ARM] 3377/2: add... |
45 46 47 48 |
*/ #define CACHELINESIZE 32 /* |
850b42933 [ARM] 4123/1: xsc... |
49 |
* The size of the L1 D cache. |
23bdf86aa [ARM] 3377/2: add... |
50 51 52 53 |
*/ #define CACHESIZE 32768 /* |
850b42933 [ARM] 4123/1: xsc... |
54 55 56 |
* This macro is used to wait for a CP15 write and is needed when we * have to ensure that the last operation to the coprocessor was * completed before continuing with operation. |
23bdf86aa [ARM] 3377/2: add... |
57 58 59 60 61 62 63 64 |
*/ .macro cpwait_ret, lr, rd mrc p15, 0, \rd, c2, c0, 0 @ arbitrary read of cp15 sub pc, \lr, \rd, LSR #32 @ wait for completion and @ flush instruction pipeline .endm /* |
850b42933 [ARM] 4123/1: xsc... |
65 |
* This macro cleans and invalidates the entire L1 D cache. |
23bdf86aa [ARM] 3377/2: add... |
66 67 68 69 70 |
*/ .macro clean_d_cache rd, rs mov \rd, #0x1f00 orr \rd, \rd, #0x00e0 |
850b42933 [ARM] 4123/1: xsc... |
71 |
1: mcr p15, 0, \rd, c7, c14, 2 @ clean/invalidate L1 D line |
23bdf86aa [ARM] 3377/2: add... |
72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 |
adds \rd, \rd, #0x40000000 bcc 1b subs \rd, \rd, #0x20 bpl 1b .endm .text /* * cpu_xsc3_proc_init() * * Nothing too exciting at the moment */ ENTRY(cpu_xsc3_proc_init) mov pc, lr /* * cpu_xsc3_proc_fin() */ ENTRY(cpu_xsc3_proc_fin) |
23bdf86aa [ARM] 3377/2: add... |
92 93 94 95 |
mrc p15, 0, r0, c1, c0, 0 @ ctrl register bic r0, r0, #0x1800 @ ...IZ........... bic r0, r0, #0x0006 @ .............CA. mcr p15, 0, r0, c1, c0, 0 @ disable caches |
9ca03a21e ARM: Factor out c... |
96 |
mov pc, lr |
23bdf86aa [ARM] 3377/2: add... |
97 98 99 100 101 102 103 104 105 106 107 |
/* * cpu_xsc3_reset(loc) * * Perform a soft reset of the system. Put the CPU into the * same state as it would be if it had been reset, and branch * to what would be the reset vector. * * loc: location to jump to for soft reset */ .align 5 |
1a4baafa7 ARM: proc-*.S: pl... |
108 |
.pushsection .idmap.text, "ax" |
23bdf86aa [ARM] 3377/2: add... |
109 110 111 112 |
ENTRY(cpu_xsc3_reset) mov r1, #PSR_F_BIT|PSR_I_BIT|SVC_MODE msr cpsr_c, r1 @ reset CPSR mrc p15, 0, r1, c1, c0, 0 @ ctrl register |
23bdf86aa [ARM] 3377/2: add... |
113 |
bic r1, r1, #0x3900 @ ..VIZ..S........ |
850b42933 [ARM] 4123/1: xsc... |
114 |
bic r1, r1, #0x0086 @ ........B....CA. |
23bdf86aa [ARM] 3377/2: add... |
115 |
mcr p15, 0, r1, c1, c0, 0 @ ctrl register |
850b42933 [ARM] 4123/1: xsc... |
116 |
mcr p15, 0, ip, c7, c7, 0 @ invalidate L1 caches and BTB |
23bdf86aa [ARM] 3377/2: add... |
117 118 119 120 |
bic r1, r1, #0x0001 @ ...............M mcr p15, 0, r1, c1, c0, 0 @ ctrl register @ CAUTION: MMU turned off from this point. We count on the pipeline @ already containing those two last instructions to survive. |
850b42933 [ARM] 4123/1: xsc... |
121 |
mcr p15, 0, ip, c8, c7, 0 @ invalidate I and D TLBs |
23bdf86aa [ARM] 3377/2: add... |
122 |
mov pc, r0 |
1a4baafa7 ARM: proc-*.S: pl... |
123 124 |
ENDPROC(cpu_xsc3_reset) .popsection |
23bdf86aa [ARM] 3377/2: add... |
125 126 127 128 129 130 131 132 133 134 |
/* * cpu_xsc3_do_idle() * * Cause the processor to idle * * For now we do nothing but go to idle mode for every case * * XScale supports clock switching, but using idle mode support * allows external hardware to react to system state changes. |
23bdf86aa [ARM] 3377/2: add... |
135 136 137 138 139 |
*/ .align 5 ENTRY(cpu_xsc3_do_idle) mov r0, #1 |
850b42933 [ARM] 4123/1: xsc... |
140 |
mcr p14, 0, r0, c7, c0, 0 @ go to idle |
23bdf86aa [ARM] 3377/2: add... |
141 142 143 144 145 |
mov pc, lr /* ================================= CACHE ================================ */ /* |
c8c90860c ARM: 6466/1: impl... |
146 147 148 149 150 151 152 153 154 155 156 |
* flush_icache_all() * * Unconditionally clean and invalidate the entire icache. */ ENTRY(xsc3_flush_icache_all) mov r0, #0 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache mov pc, lr ENDPROC(xsc3_flush_icache_all) /* |
23bdf86aa [ARM] 3377/2: add... |
157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 |
* flush_user_cache_all() * * Invalidate all cache entries in a particular address * space. */ ENTRY(xsc3_flush_user_cache_all) /* FALLTHROUGH */ /* * flush_kern_cache_all() * * Clean and invalidate the entire cache. */ ENTRY(xsc3_flush_kern_cache_all) mov r2, #VM_EXEC mov ip, #0 __flush_whole_cache: clean_d_cache r0, r1 tst r2, #VM_EXEC |
850b42933 [ARM] 4123/1: xsc... |
176 177 178 |
mcrne p15, 0, ip, c7, c5, 0 @ invalidate L1 I cache and BTB mcrne p15, 0, ip, c7, c10, 4 @ data write barrier mcrne p15, 0, ip, c7, c5, 4 @ prefetch flush |
23bdf86aa [ARM] 3377/2: add... |
179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 |
mov pc, lr /* * flush_user_cache_range(start, end, vm_flags) * * Invalidate a range of cache entries in the specified * address space. * * - start - start address (may not be aligned) * - end - end address (exclusive, may not be aligned) * - vma - vma_area_struct describing address space */ .align 5 ENTRY(xsc3_flush_user_cache_range) mov ip, #0 sub r3, r1, r0 @ calculate total size cmp r3, #MAX_AREA_SIZE bhs __flush_whole_cache 1: tst r2, #VM_EXEC |
850b42933 [ARM] 4123/1: xsc... |
199 200 |
mcrne p15, 0, r0, c7, c5, 1 @ invalidate L1 I line mcr p15, 0, r0, c7, c14, 1 @ clean/invalidate L1 D line |
23bdf86aa [ARM] 3377/2: add... |
201 202 203 204 |
add r0, r0, #CACHELINESIZE cmp r0, r1 blo 1b tst r2, #VM_EXEC |
850b42933 [ARM] 4123/1: xsc... |
205 206 207 |
mcrne p15, 0, ip, c7, c5, 6 @ invalidate BTB mcrne p15, 0, ip, c7, c10, 4 @ data write barrier mcrne p15, 0, ip, c7, c5, 4 @ prefetch flush |
23bdf86aa [ARM] 3377/2: add... |
208 209 210 211 212 |
mov pc, lr /* * coherent_kern_range(start, end) * |
850b42933 [ARM] 4123/1: xsc... |
213 |
* Ensure coherency between the I cache and the D cache in the |
23bdf86aa [ARM] 3377/2: add... |
214 215 216 217 218 219 220 221 222 223 224 225 226 |
* region described by start. If you have non-snooping * Harvard caches, you need to implement this function. * * - start - virtual start address * - end - virtual end address * * Note: single I-cache line invalidation isn't used here since * it also trashes the mini I-cache used by JTAG debuggers. */ ENTRY(xsc3_coherent_kern_range) /* FALLTHROUGH */ ENTRY(xsc3_coherent_user_range) bic r0, r0, #CACHELINESIZE - 1 |
850b42933 [ARM] 4123/1: xsc... |
227 |
1: mcr p15, 0, r0, c7, c10, 1 @ clean L1 D line |
23bdf86aa [ARM] 3377/2: add... |
228 229 230 231 |
add r0, r0, #CACHELINESIZE cmp r0, r1 blo 1b mov r0, #0 |
850b42933 [ARM] 4123/1: xsc... |
232 233 234 |
mcr p15, 0, r0, c7, c5, 0 @ invalidate L1 I cache and BTB mcr p15, 0, r0, c7, c10, 4 @ data write barrier mcr p15, 0, r0, c7, c5, 4 @ prefetch flush |
23bdf86aa [ARM] 3377/2: add... |
235 236 237 |
mov pc, lr /* |
2c9b9c849 ARM: add size arg... |
238 |
* flush_kern_dcache_area(void *addr, size_t size) |
23bdf86aa [ARM] 3377/2: add... |
239 240 |
* * Ensure no D cache aliasing occurs, either with itself or |
850b42933 [ARM] 4123/1: xsc... |
241 |
* the I cache. |
23bdf86aa [ARM] 3377/2: add... |
242 |
* |
2c9b9c849 ARM: add size arg... |
243 244 |
* - addr - kernel address * - size - region size |
23bdf86aa [ARM] 3377/2: add... |
245 |
*/ |
2c9b9c849 ARM: add size arg... |
246 247 |
ENTRY(xsc3_flush_kern_dcache_area) add r1, r0, r1 |
850b42933 [ARM] 4123/1: xsc... |
248 |
1: mcr p15, 0, r0, c7, c14, 1 @ clean/invalidate L1 D line |
23bdf86aa [ARM] 3377/2: add... |
249 250 251 252 |
add r0, r0, #CACHELINESIZE cmp r0, r1 blo 1b mov r0, #0 |
850b42933 [ARM] 4123/1: xsc... |
253 254 255 |
mcr p15, 0, r0, c7, c5, 0 @ invalidate L1 I cache and BTB mcr p15, 0, r0, c7, c10, 4 @ data write barrier mcr p15, 0, r0, c7, c5, 4 @ prefetch flush |
23bdf86aa [ARM] 3377/2: add... |
256 257 258 259 260 261 262 263 264 265 266 267 268 |
mov pc, lr /* * dma_inv_range(start, end) * * Invalidate (discard) the specified virtual address range. * May not write back any entries. If 'start' or 'end' * are not cache line aligned, those lines must be written * back. * * - start - virtual start address * - end - virtual end address */ |
702b94bff ARM: dma-mapping:... |
269 |
xsc3_dma_inv_range: |
23bdf86aa [ARM] 3377/2: add... |
270 271 |
tst r0, #CACHELINESIZE - 1 bic r0, r0, #CACHELINESIZE - 1 |
850b42933 [ARM] 4123/1: xsc... |
272 |
mcrne p15, 0, r0, c7, c10, 1 @ clean L1 D line |
23bdf86aa [ARM] 3377/2: add... |
273 |
tst r1, #CACHELINESIZE - 1 |
850b42933 [ARM] 4123/1: xsc... |
274 |
mcrne p15, 0, r1, c7, c10, 1 @ clean L1 D line |
850b42933 [ARM] 4123/1: xsc... |
275 |
1: mcr p15, 0, r0, c7, c6, 1 @ invalidate L1 D line |
23bdf86aa [ARM] 3377/2: add... |
276 277 278 |
add r0, r0, #CACHELINESIZE cmp r0, r1 blo 1b |
850b42933 [ARM] 4123/1: xsc... |
279 |
mcr p15, 0, r0, c7, c10, 4 @ data write barrier |
23bdf86aa [ARM] 3377/2: add... |
280 281 282 283 284 285 286 287 288 289 |
mov pc, lr /* * dma_clean_range(start, end) * * Clean the specified virtual address range. * * - start - virtual start address * - end - virtual end address */ |
702b94bff ARM: dma-mapping:... |
290 |
xsc3_dma_clean_range: |
23bdf86aa [ARM] 3377/2: add... |
291 |
bic r0, r0, #CACHELINESIZE - 1 |
850b42933 [ARM] 4123/1: xsc... |
292 |
1: mcr p15, 0, r0, c7, c10, 1 @ clean L1 D line |
23bdf86aa [ARM] 3377/2: add... |
293 294 295 |
add r0, r0, #CACHELINESIZE cmp r0, r1 blo 1b |
850b42933 [ARM] 4123/1: xsc... |
296 |
mcr p15, 0, r0, c7, c10, 4 @ data write barrier |
23bdf86aa [ARM] 3377/2: add... |
297 298 299 300 301 302 303 304 305 306 307 308 |
mov pc, lr /* * dma_flush_range(start, end) * * Clean and invalidate the specified virtual address range. * * - start - virtual start address * - end - virtual end address */ ENTRY(xsc3_dma_flush_range) bic r0, r0, #CACHELINESIZE - 1 |
850b42933 [ARM] 4123/1: xsc... |
309 |
1: mcr p15, 0, r0, c7, c14, 1 @ clean/invalidate L1 D line |
23bdf86aa [ARM] 3377/2: add... |
310 311 312 |
add r0, r0, #CACHELINESIZE cmp r0, r1 blo 1b |
850b42933 [ARM] 4123/1: xsc... |
313 |
mcr p15, 0, r0, c7, c10, 4 @ data write barrier |
23bdf86aa [ARM] 3377/2: add... |
314 |
mov pc, lr |
a9c9147eb ARM: dma-mapping:... |
315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 |
/* * dma_map_area(start, size, dir) * - start - kernel virtual start address * - size - size of region * - dir - DMA direction */ ENTRY(xsc3_dma_map_area) add r1, r1, r0 cmp r2, #DMA_TO_DEVICE beq xsc3_dma_clean_range bcs xsc3_dma_inv_range b xsc3_dma_flush_range ENDPROC(xsc3_dma_map_area) /* * dma_unmap_area(start, size, dir) * - start - kernel virtual start address * - size - size of region * - dir - DMA direction */ ENTRY(xsc3_dma_unmap_area) mov pc, lr ENDPROC(xsc3_dma_unmap_area) |
c21898f9f ARM: mm: proc-xsc... |
338 339 |
@ define struct cpu_cache_fns (see <asm/cacheflush.h> and proc-macros.S) define_cache_functions xsc3 |
23bdf86aa [ARM] 3377/2: add... |
340 341 |
ENTRY(cpu_xsc3_dcache_clean_area) |
850b42933 [ARM] 4123/1: xsc... |
342 |
1: mcr p15, 0, r0, c7, c10, 1 @ clean L1 D line |
23bdf86aa [ARM] 3377/2: add... |
343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 |
add r0, r0, #CACHELINESIZE subs r1, r1, #CACHELINESIZE bhi 1b mov pc, lr /* =============================== PageTable ============================== */ /* * cpu_xsc3_switch_mm(pgd) * * Set the translation base pointer to be as described by pgd. * * pgd: new page tables */ .align 5 ENTRY(cpu_xsc3_switch_mm) clean_d_cache r1, r2 |
850b42933 [ARM] 4123/1: xsc... |
360 361 362 |
mcr p15, 0, ip, c7, c5, 0 @ invalidate L1 I cache and BTB mcr p15, 0, ip, c7, c10, 4 @ data write barrier mcr p15, 0, ip, c7, c5, 4 @ prefetch flush |
23bdf86aa [ARM] 3377/2: add... |
363 |
orr r0, r0, #0x18 @ cache the page table in L2 |
23bdf86aa [ARM] 3377/2: add... |
364 |
mcr p15, 0, r0, c2, c0, 0 @ load page table pointer |
850b42933 [ARM] 4123/1: xsc... |
365 |
mcr p15, 0, ip, c8, c7, 0 @ invalidate I and D TLBs |
23bdf86aa [ARM] 3377/2: add... |
366 367 368 |
cpwait_ret lr, ip /* |
ad1ae2fe7 [ARM] Unuse anoth... |
369 |
* cpu_xsc3_set_pte_ext(ptep, pte, ext) |
23bdf86aa [ARM] 3377/2: add... |
370 371 |
* * Set a PTE and flush it out |
23bdf86aa [ARM] 3377/2: add... |
372 |
*/ |
9e8b5199a [ARM] Convert Xsc... |
373 374 |
cpu_xsc3_mt_table: .long 0x00 @ L_PTE_MT_UNCACHED |
40df2d1d8 [ARM] Update Xsca... |
375 |
.long PTE_EXT_TEX(1) @ L_PTE_MT_BUFFERABLE |
6bee00dbb [ARM] xsc3: rever... |
376 |
.long PTE_EXT_TEX(5) | PTE_CACHEABLE @ L_PTE_MT_WRITETHROUGH |
40df2d1d8 [ARM] Update Xsca... |
377 378 |
.long PTE_CACHEABLE | PTE_BUFFERABLE @ L_PTE_MT_WRITEBACK .long PTE_EXT_TEX(1) | PTE_BUFFERABLE @ L_PTE_MT_DEV_SHARED |
639b0ae7f [ARM] Convert ARM... |
379 |
.long 0x00 @ unused |
9e8b5199a [ARM] Convert Xsc... |
380 381 |
.long 0x00 @ L_PTE_MT_MINICACHE (not present) .long PTE_EXT_TEX(5) | PTE_CACHEABLE | PTE_BUFFERABLE @ L_PTE_MT_WRITEALLOC (not present?) |
639b0ae7f [ARM] Convert ARM... |
382 |
.long 0x00 @ unused |
9e8b5199a [ARM] Convert Xsc... |
383 384 |
.long PTE_EXT_TEX(1) @ L_PTE_MT_DEV_WC .long 0x00 @ unused |
40df2d1d8 [ARM] Update Xsca... |
385 386 |
.long PTE_CACHEABLE | PTE_BUFFERABLE @ L_PTE_MT_DEV_CACHED .long PTE_EXT_TEX(2) @ L_PTE_MT_DEV_NONSHARED |
db5b71694 [ARM] Remove MT_D... |
387 |
.long 0x00 @ unused |
9e8b5199a [ARM] Convert Xsc... |
388 389 |
.long 0x00 @ unused .long 0x00 @ unused |
23bdf86aa [ARM] 3377/2: add... |
390 |
.align 5 |
ad1ae2fe7 [ARM] Unuse anoth... |
391 |
ENTRY(cpu_xsc3_set_pte_ext) |
da0916539 [ARM] Convert set... |
392 |
xscale_set_pte_ext_prologue |
23bdf86aa [ARM] 3377/2: add... |
393 |
|
da0916539 [ARM] Convert set... |
394 |
tst r1, #L_PTE_SHARED @ shared? |
9e8b5199a [ARM] Convert Xsc... |
395 396 397 398 399 400 |
and r1, r1, #L_PTE_MT_MASK adr ip, cpu_xsc3_mt_table ldr ip, [ip, r1] orrne r2, r2, #PTE_EXT_COHERENT @ interlock: mask in coherent bit bic r2, r2, #0x0c @ clear old C,B bits orr r2, r2, ip |
23bdf86aa [ARM] 3377/2: add... |
401 |
|
da0916539 [ARM] Convert set... |
402 |
xscale_set_pte_ext_epilogue |
23bdf86aa [ARM] 3377/2: add... |
403 404 405 |
mov pc, lr .ltorg |
23bdf86aa [ARM] 3377/2: add... |
406 |
.align |
f6b0fa02e ARM: pm: add gene... |
407 |
.globl cpu_xsc3_suspend_size |
de8e71ca4 ARM: pm: only use... |
408 |
.equ cpu_xsc3_suspend_size, 4 * 6 |
29ea23ff9 ARM: Make consoli... |
409 |
#ifdef CONFIG_PM_SLEEP |
f6b0fa02e ARM: pm: add gene... |
410 |
ENTRY(cpu_xsc3_do_suspend) |
de8e71ca4 ARM: pm: only use... |
411 |
stmfd sp!, {r4 - r9, lr} |
f6b0fa02e ARM: pm: add gene... |
412 413 414 415 |
mrc p14, 0, r4, c6, c0, 0 @ clock configuration, for turbo mode mrc p15, 0, r5, c15, c1, 0 @ CP access reg mrc p15, 0, r6, c13, c0, 0 @ PID mrc p15, 0, r7, c3, c0, 0 @ domain ID |
de8e71ca4 ARM: pm: only use... |
416 417 |
mrc p15, 0, r8, c1, c0, 1 @ auxiliary control reg mrc p15, 0, r9, c1, c0, 0 @ control reg |
f6b0fa02e ARM: pm: add gene... |
418 |
bic r4, r4, #2 @ clear frequency change bit |
de8e71ca4 ARM: pm: only use... |
419 420 |
stmia r0, {r4 - r9} @ store cp regs ldmia sp!, {r4 - r9, pc} |
f6b0fa02e ARM: pm: add gene... |
421 422 423 |
ENDPROC(cpu_xsc3_do_suspend) ENTRY(cpu_xsc3_do_resume) |
de8e71ca4 ARM: pm: only use... |
424 |
ldmia r0, {r4 - r9} @ load cp regs |
f6b0fa02e ARM: pm: add gene... |
425 426 427 428 429 430 431 432 433 |
mov ip, #0 mcr p15, 0, ip, c7, c7, 0 @ invalidate I & D caches, BTB mcr p15, 0, ip, c7, c10, 4 @ drain write (&fill) buffer mcr p15, 0, ip, c7, c5, 4 @ flush prefetch buffer mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs mcr p14, 0, r4, c6, c0, 0 @ clock configuration, turbo mode. mcr p15, 0, r5, c15, c1, 0 @ CP access reg mcr p15, 0, r6, c13, c0, 0 @ PID mcr p15, 0, r7, c3, c0, 0 @ domain ID |
de8e71ca4 ARM: pm: only use... |
434 435 436 437 |
orr r1, r1, #0x18 @ cache the page table in L2 mcr p15, 0, r1, c2, c0, 0 @ translation table base addr mcr p15, 0, r8, c1, c0, 1 @ auxiliary control reg mov r0, r9 @ control register |
f6b0fa02e ARM: pm: add gene... |
438 439 |
b cpu_resume_mmu ENDPROC(cpu_xsc3_do_resume) |
f6b0fa02e ARM: pm: add gene... |
440 |
#endif |
5085f3ff4 ARM: hotplug cpu:... |
441 |
__CPUINIT |
23bdf86aa [ARM] 3377/2: add... |
442 443 444 445 446 |
.type __xsc3_setup, #function __xsc3_setup: mov r0, #PSR_F_BIT|PSR_I_BIT|SVC_MODE msr cpsr_c, r0 |
850b42933 [ARM] 4123/1: xsc... |
447 448 449 450 |
mcr p15, 0, ip, c7, c7, 0 @ invalidate L1 caches and BTB mcr p15, 0, ip, c7, c10, 4 @ data write barrier mcr p15, 0, ip, c7, c5, 4 @ prefetch flush mcr p15, 0, ip, c8, c7, 0 @ invalidate I and D TLBs |
23bdf86aa [ARM] 3377/2: add... |
451 |
orr r4, r4, #0x18 @ cache the page table in L2 |
23bdf86aa [ARM] 3377/2: add... |
452 |
mcr p15, 0, r4, c2, c0, 0 @ load page table pointer |
850b42933 [ARM] 4123/1: xsc... |
453 |
|
345a32296 iop: implement sc... |
454 |
mov r0, #1 << 6 @ cp6 access for early sched_clock |
850b42933 [ARM] 4123/1: xsc... |
455 |
mcr p15, 0, r0, c15, c1, 0 @ write CP access register |
23bdf86aa [ARM] 3377/2: add... |
456 457 |
mrc p15, 0, r0, c1, c0, 1 @ get auxiliary control reg and r0, r0, #2 @ preserve bit P bit setting |
23bdf86aa [ARM] 3377/2: add... |
458 |
orr r0, r0, #(1 << 10) @ enable L2 for LLR cache |
23bdf86aa [ARM] 3377/2: add... |
459 |
mcr p15, 0, r0, c1, c0, 1 @ set auxiliary control reg |
22b190861 [ARM] nommu: prov... |
460 461 462 |
adr r5, xsc3_crval ldmia r5, {r5, r6} |
548c6af46 [ARM] pxa: enable... |
463 464 465 466 467 468 |
#ifdef CONFIG_CACHE_XSC3L2 mrc p15, 1, r0, c0, c0, 1 @ get L2 present information ands r0, r0, #0xf8 orrne r6, r6, #(1 << 26) @ enable L2 if present #endif |
23bdf86aa [ARM] 3377/2: add... |
469 |
mrc p15, 0, r0, c1, c0, 0 @ get control register |
850b42933 [ARM] 4123/1: xsc... |
470 471 472 |
bic r0, r0, r5 @ ..V. ..R. .... ..A. orr r0, r0, r6 @ ..VI Z..S .... .C.M (mmu) @ ...I Z..S .... .... (uc) |
23bdf86aa [ARM] 3377/2: add... |
473 474 475 |
mov pc, lr .size __xsc3_setup, . - __xsc3_setup |
22b190861 [ARM] nommu: prov... |
476 477 |
.type xsc3_crval, #object xsc3_crval: |
850b42933 [ARM] 4123/1: xsc... |
478 |
crval clear=0x04002202, mmuset=0x00003905, ucset=0x00001900 |
22b190861 [ARM] nommu: prov... |
479 |
|
23bdf86aa [ARM] 3377/2: add... |
480 |
__INITDATA |
c21898f9f ARM: mm: proc-xsc... |
481 482 |
@ define struct processor (see <asm/proc-fns.h> and proc-macros.S) define_processor_functions xsc3, dabort=v5t_early_abort, pabort=legacy_pabort, suspend=1 |
23bdf86aa [ARM] 3377/2: add... |
483 484 |
.section ".rodata" |
c21898f9f ARM: mm: proc-xsc... |
485 486 487 |
string cpu_arch_name, "armv5te" string cpu_elf_name, "v5" string cpu_xsc3_name, "XScale-V3 based processor" |
23bdf86aa [ARM] 3377/2: add... |
488 489 490 491 |
.align .section ".proc.info.init", #alloc, #execinstr |
c21898f9f ARM: mm: proc-xsc... |
492 493 494 495 496 497 498 |
.macro xsc3_proc_info name:req, cpu_val:req, cpu_mask:req .type __ ame\()_proc_info,#object __ ame\()_proc_info: .long \cpu_val .long \cpu_mask |
8799ee9f4 [ARM] Set bit 4 o... |
499 500 501 502 503 |
.long PMD_TYPE_SECT | \ PMD_SECT_BUFFERABLE | \ PMD_SECT_CACHEABLE | \ PMD_SECT_AP_WRITE | \ PMD_SECT_AP_READ |
850b42933 [ARM] 4123/1: xsc... |
504 |
.long PMD_TYPE_SECT | \ |
8799ee9f4 [ARM] Set bit 4 o... |
505 506 |
PMD_SECT_AP_WRITE | \ PMD_SECT_AP_READ |
23bdf86aa [ARM] 3377/2: add... |
507 508 509 510 511 512 513 514 515 |
b __xsc3_setup .long cpu_arch_name .long cpu_elf_name .long HWCAP_SWP|HWCAP_HALF|HWCAP_THUMB|HWCAP_FAST_MULT|HWCAP_EDSP .long cpu_xsc3_name .long xsc3_processor_functions .long v4wbi_tlb_fns .long xsc3_mc_user_fns .long xsc3_cache_fns |
c21898f9f ARM: mm: proc-xsc... |
516 517 518 519 |
.size __ ame\()_proc_info, . - __ ame\()_proc_info .endm |
59c7bcd4d [ARM] pxa: add ba... |
520 |
|
c21898f9f ARM: mm: proc-xsc... |
521 |
xsc3_proc_info xsc3, 0x69056000, 0xffffe000 |
59c7bcd4d [ARM] pxa: add ba... |
522 |
|
c21898f9f ARM: mm: proc-xsc... |
523 524 |
/* Note: PXA935 changed its implementor ID from Intel to Marvell */ xsc3_proc_info xsc3_pxa935, 0x56056000, 0xffffe000 |