Blame view
drivers/dma/iop-adma.c
43.4 KB
c21109231 dmaengine: driver... |
1 2 3 4 5 6 7 8 9 10 11 12 13 |
/* * offload engine driver for the Intel Xscale series of i/o processors * Copyright © 2006, Intel Corporation. * * This program is free software; you can redistribute it and/or modify it * under the terms and conditions of the GNU General Public License, * version 2, as published by the Free Software Foundation. * * This program is distributed in the hope it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for * more details. * |
c21109231 dmaengine: driver... |
14 15 16 17 18 19 20 21 22 |
*/ /* * This driver supports the asynchrounous DMA copy and RAID engines available * on the Intel Xscale(R) family of I/O Processors (IOP 32x, 33x, 134x) */ #include <linux/init.h> #include <linux/module.h> |
c21109231 dmaengine: driver... |
23 24 25 26 27 28 29 |
#include <linux/delay.h> #include <linux/dma-mapping.h> #include <linux/spinlock.h> #include <linux/interrupt.h> #include <linux/platform_device.h> #include <linux/memory.h> #include <linux/ioport.h> |
f6dbf6516 iop-adma: P+Q sel... |
30 |
#include <linux/raid/pq.h> |
5a0e3ad6a include cleanup: ... |
31 |
#include <linux/slab.h> |
c21109231 dmaengine: driver... |
32 |
|
a09e64fbc [ARM] Move includ... |
33 |
#include <mach/adma.h> |
c21109231 dmaengine: driver... |
34 |
|
d2ebfb335 dmaengine: add pr... |
35 |
#include "dmaengine.h" |
c21109231 dmaengine: driver... |
36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 |
#define to_iop_adma_chan(chan) container_of(chan, struct iop_adma_chan, common) #define to_iop_adma_device(dev) \ container_of(dev, struct iop_adma_device, common) #define tx_to_iop_adma_slot(tx) \ container_of(tx, struct iop_adma_desc_slot, async_tx) /** * iop_adma_free_slots - flags descriptor slots for reuse * @slot: Slot to free * Caller must hold &iop_chan->lock while calling this function */ static void iop_adma_free_slots(struct iop_adma_desc_slot *slot) { int stride = slot->slots_per_op; while (stride--) { slot->slots_per_op = 0; slot = list_entry(slot->slot_node.next, struct iop_adma_desc_slot, slot_node); } } static dma_cookie_t iop_adma_run_tx_complete_actions(struct iop_adma_desc_slot *desc, struct iop_adma_chan *iop_chan, dma_cookie_t cookie) { |
507fbec4c iop-adma: cleanup... |
63 64 65 66 67 68 |
struct dma_async_tx_descriptor *tx = &desc->async_tx; BUG_ON(tx->cookie < 0); if (tx->cookie > 0) { cookie = tx->cookie; tx->cookie = 0; |
c21109231 dmaengine: driver... |
69 70 71 72 |
/* call the callback (must not sleep or submit new * operations to this channel) */ |
db89e3c87 dmaengine: iop-ad... |
73 |
dmaengine_desc_get_callback_invoke(tx, NULL); |
c21109231 dmaengine: driver... |
74 |
|
d38a8c622 dmaengine: prepar... |
75 |
dma_descriptor_unmap(tx); |
54f8d501e dmaengine: remove... |
76 77 |
if (desc->group_head) desc->group_head = NULL; |
c21109231 dmaengine: driver... |
78 79 80 |
} /* run dependent operations */ |
507fbec4c iop-adma: cleanup... |
81 |
dma_run_dependencies(tx); |
c21109231 dmaengine: driver... |
82 83 84 85 86 87 88 89 90 91 92 |
return cookie; } static int iop_adma_clean_slot(struct iop_adma_desc_slot *desc, struct iop_adma_chan *iop_chan) { /* the client is allowed to attach dependent operations * until 'ack' is set */ |
636bdeaa1 dmaengine: ack to... |
93 |
if (!async_tx_test_ack(&desc->async_tx)) |
c21109231 dmaengine: driver... |
94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 |
return 0; /* leave the last descriptor in the chain * so we can append to it */ if (desc->chain_node.next == &iop_chan->chain) return 1; dev_dbg(iop_chan->device->common.dev, "\tfree slot: %d slots_per_op: %d ", desc->idx, desc->slots_per_op); list_del(&desc->chain_node); iop_adma_free_slots(desc); return 0; } static void __iop_adma_slot_cleanup(struct iop_adma_chan *iop_chan) { struct iop_adma_desc_slot *iter, *_iter, *grp_start = NULL; dma_cookie_t cookie = 0; u32 current_desc = iop_chan_get_current_descriptor(iop_chan); int busy = iop_chan_is_busy(iop_chan); int seen_current = 0, slot_cnt = 0, slots_per_op = 0; |
3d9b525b6 iop-adma.c: repla... |
120 121 |
dev_dbg(iop_chan->device->common.dev, "%s ", __func__); |
c21109231 dmaengine: driver... |
122 123 124 125 126 127 128 129 130 131 |
/* free completed slots from the chain starting with * the oldest descriptor */ list_for_each_entry_safe(iter, _iter, &iop_chan->chain, chain_node) { pr_debug("\tcookie: %d slot: %d busy: %d " "this_desc: %#x next_desc: %#x ack: %d ", iter->async_tx.cookie, iter->idx, busy, iter->async_tx.phys, iop_desc_get_next_desc(iter), |
636bdeaa1 dmaengine: ack to... |
132 |
async_tx_test_ack(&iter->async_tx)); |
c21109231 dmaengine: driver... |
133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 |
prefetch(_iter); prefetch(&_iter->async_tx); /* do not advance past the current descriptor loaded into the * hardware channel, subsequent descriptors are either in * process or have not been submitted */ if (seen_current) break; /* stop the search if we reach the current descriptor and the * channel is busy, or if it appears that the current descriptor * needs to be re-read (i.e. has been appended to) */ if (iter->async_tx.phys == current_desc) { BUG_ON(seen_current++); if (busy || iop_desc_get_next_desc(iter)) break; } /* detect the start of a group transaction */ if (!slot_cnt && !slots_per_op) { slot_cnt = iter->slot_cnt; slots_per_op = iter->slots_per_op; if (slot_cnt <= slots_per_op) { slot_cnt = 0; slots_per_op = 0; } } if (slot_cnt) { pr_debug("\tgroup++ "); if (!grp_start) grp_start = iter; slot_cnt -= slots_per_op; } /* all the members of a group are complete */ if (slots_per_op != 0 && slot_cnt == 0) { struct iop_adma_desc_slot *grp_iter, *_grp_iter; int end_of_chain = 0; pr_debug("\tgroup end "); /* collect the total results */ if (grp_start->xor_check_result) { u32 zero_sum_result = 0; slot_cnt = grp_start->slot_cnt; grp_iter = grp_start; list_for_each_entry_from(grp_iter, &iop_chan->chain, chain_node) { zero_sum_result |= iop_desc_get_zero_result(grp_iter); pr_debug("\titer%d result: %d ", grp_iter->idx, zero_sum_result); slot_cnt -= slots_per_op; if (slot_cnt == 0) break; } pr_debug("\tgrp_start->xor_check_result: %p ", grp_start->xor_check_result); *grp_start->xor_check_result = zero_sum_result; } /* clean up the group */ slot_cnt = grp_start->slot_cnt; grp_iter = grp_start; list_for_each_entry_safe_from(grp_iter, _grp_iter, &iop_chan->chain, chain_node) { cookie = iop_adma_run_tx_complete_actions( grp_iter, iop_chan, cookie); slot_cnt -= slots_per_op; end_of_chain = iop_adma_clean_slot(grp_iter, iop_chan); if (slot_cnt == 0 || end_of_chain) break; } /* the group should be complete at this point */ BUG_ON(slot_cnt); slots_per_op = 0; grp_start = NULL; if (end_of_chain) break; else continue; } else if (slots_per_op) /* wait for group completion */ continue; /* write back zero sum results (single descriptor case) */ if (iter->xor_check_result && iter->async_tx.cookie) *iter->xor_check_result = iop_desc_get_zero_result(iter); cookie = iop_adma_run_tx_complete_actions( iter, iop_chan, cookie); if (iop_adma_clean_slot(iter, iop_chan)) break; } |
c21109231 dmaengine: driver... |
240 |
if (cookie > 0) { |
4d4e58de3 dmaengine: move l... |
241 |
iop_chan->common.completed_cookie = cookie; |
c21109231 dmaengine: driver... |
242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 |
pr_debug("\tcompleted cookie %d ", cookie); } } static void iop_adma_slot_cleanup(struct iop_adma_chan *iop_chan) { spin_lock_bh(&iop_chan->lock); __iop_adma_slot_cleanup(iop_chan); spin_unlock_bh(&iop_chan->lock); } static void iop_adma_tasklet(unsigned long data) { |
19242d723 async_tx: fix mul... |
257 |
struct iop_adma_chan *iop_chan = (struct iop_adma_chan *) data; |
72be12f0c iop-adma: fix loc... |
258 259 260 261 262 263 |
/* lockdep will flag depedency submissions as potentially * recursive locking, this is not the case as a dependency * submission will never recurse a channels submit routine. * There are checks in async_tx.c to prevent this. */ spin_lock_nested(&iop_chan->lock, SINGLE_DEPTH_NESTING); |
19242d723 async_tx: fix mul... |
264 265 |
__iop_adma_slot_cleanup(iop_chan); spin_unlock(&iop_chan->lock); |
c21109231 dmaengine: driver... |
266 267 268 269 270 271 272 |
} static struct iop_adma_desc_slot * iop_adma_alloc_slots(struct iop_adma_chan *iop_chan, int num_slots, int slots_per_op) { struct iop_adma_desc_slot *iter, *_iter, *alloc_start = NULL; |
e73ef9acf iop-adma: use LIS... |
273 |
LIST_HEAD(chain); |
c21109231 dmaengine: driver... |
274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 |
int slots_found, retry = 0; /* start search from the last allocated descrtiptor * if a contiguous allocation can not be found start searching * from the beginning of the list */ retry: slots_found = 0; if (retry == 0) iter = iop_chan->last_used; else iter = list_entry(&iop_chan->all_slots, struct iop_adma_desc_slot, slot_node); list_for_each_entry_safe_continue( iter, _iter, &iop_chan->all_slots, slot_node) { prefetch(_iter); prefetch(&_iter->async_tx); if (iter->slots_per_op) { /* give up after finding the first busy slot * on the second pass through the list */ if (retry) break; slots_found = 0; continue; } /* start the allocation if the slot is correctly aligned */ if (!slots_found++) { if (iop_desc_is_aligned(iter, slots_per_op)) alloc_start = iter; else { slots_found = 0; continue; } } if (slots_found == num_slots) { struct iop_adma_desc_slot *alloc_tail = NULL; struct iop_adma_desc_slot *last_used = NULL; iter = alloc_start; while (num_slots) { int i; dev_dbg(iop_chan->device->common.dev, "allocated slot: %d " "(desc %p phys: %#x) slots_per_op %d ", iter->idx, iter->hw_desc, iter->async_tx.phys, slots_per_op); /* pre-ack all but the last descriptor */ if (num_slots != slots_per_op) |
636bdeaa1 dmaengine: ack to... |
329 |
async_tx_ack(&iter->async_tx); |
c21109231 dmaengine: driver... |
330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 |
list_add_tail(&iter->chain_node, &chain); alloc_tail = iter; iter->async_tx.cookie = 0; iter->slot_cnt = num_slots; iter->xor_check_result = NULL; for (i = 0; i < slots_per_op; i++) { iter->slots_per_op = slots_per_op - i; last_used = iter; iter = list_entry(iter->slot_node.next, struct iop_adma_desc_slot, slot_node); } num_slots -= slots_per_op; } alloc_tail->group_head = alloc_start; alloc_tail->async_tx.cookie = -EBUSY; |
308136d1a iop-adma: impleme... |
347 |
list_splice(&chain, &alloc_tail->tx_list); |
c21109231 dmaengine: driver... |
348 349 350 351 352 353 354 355 |
iop_chan->last_used = last_used; iop_desc_clear_next_desc(alloc_start); iop_desc_clear_next_desc(alloc_tail); return alloc_tail; } } if (!retry++) goto retry; |
c7141d005 iop_adma: directl... |
356 357 |
/* perform direct reclaim if the allocation fails */ __iop_adma_slot_cleanup(iop_chan); |
c21109231 dmaengine: driver... |
358 359 360 |
return NULL; } |
c21109231 dmaengine: driver... |
361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 |
static void iop_adma_check_threshold(struct iop_adma_chan *iop_chan) { dev_dbg(iop_chan->device->common.dev, "pending: %d ", iop_chan->pending); if (iop_chan->pending >= IOP_ADMA_THRESHOLD) { iop_chan->pending = 0; iop_chan_append(iop_chan); } } static dma_cookie_t iop_adma_tx_submit(struct dma_async_tx_descriptor *tx) { struct iop_adma_desc_slot *sw_desc = tx_to_iop_adma_slot(tx); struct iop_adma_chan *iop_chan = to_iop_adma_chan(tx->chan); struct iop_adma_desc_slot *grp_start, *old_chain_tail; int slot_cnt; int slots_per_op; dma_cookie_t cookie; |
137cb55c6 iop-adma: add a d... |
382 |
dma_addr_t next_dma; |
c21109231 dmaengine: driver... |
383 384 385 386 387 388 |
grp_start = sw_desc->group_head; slot_cnt = grp_start->slot_cnt; slots_per_op = grp_start->slots_per_op; spin_lock_bh(&iop_chan->lock); |
884485e1f dmaengine: consol... |
389 |
cookie = dma_cookie_assign(tx); |
c21109231 dmaengine: driver... |
390 391 392 |
old_chain_tail = list_entry(iop_chan->chain.prev, struct iop_adma_desc_slot, chain_node); |
308136d1a iop-adma: impleme... |
393 |
list_splice_init(&sw_desc->tx_list, |
c21109231 dmaengine: driver... |
394 395 396 |
&old_chain_tail->chain_node); /* fix up the hardware chain */ |
137cb55c6 iop-adma: add a d... |
397 398 399 |
next_dma = grp_start->async_tx.phys; iop_desc_set_next_desc(old_chain_tail, next_dma); BUG_ON(iop_desc_get_next_desc(old_chain_tail) != next_dma); /* flush */ |
c21109231 dmaengine: driver... |
400 |
|
137cb55c6 iop-adma: add a d... |
401 |
/* check for pre-chained descriptors */ |
65e503814 iop-adma: use iop... |
402 |
iop_paranoia(iop_desc_get_next_desc(sw_desc)); |
c21109231 dmaengine: driver... |
403 404 405 406 407 408 409 410 411 412 413 414 |
/* increment the pending count by the number of slots * memcpy operations have a 1:1 (slot:operation) relation * other operations are heavier and will pop the threshold * more often. */ iop_chan->pending += slot_cnt; iop_adma_check_threshold(iop_chan); spin_unlock_bh(&iop_chan->lock); dev_dbg(iop_chan->device->common.dev, "%s cookie: %d slot: %d ", |
3d9b525b6 iop-adma.c: repla... |
415 |
__func__, sw_desc->async_tx.cookie, sw_desc->idx); |
c21109231 dmaengine: driver... |
416 417 418 |
return cookie; } |
c21109231 dmaengine: driver... |
419 420 |
static void iop_chan_start_null_memcpy(struct iop_adma_chan *iop_chan); static void iop_chan_start_null_xor(struct iop_adma_chan *iop_chan); |
5eb907aaa iop_adma: documen... |
421 422 423 424 425 426 427 428 429 430 |
/** * iop_adma_alloc_chan_resources - returns the number of allocated descriptors * @chan - allocate descriptor resources for this channel * @client - current client requesting the channel be ready for requests * * Note: We keep the slots for 1 operation on iop_chan->chain at all times. To * avoid deadlock, via async_xor, num_descs_in_pool must at a minimum be * greater than 2x the number slots needed to satisfy a device->max_xor * request. * */ |
aa1e6f1a3 dmaengine: kill s... |
431 |
static int iop_adma_alloc_chan_resources(struct dma_chan *chan) |
c21109231 dmaengine: driver... |
432 433 434 435 436 437 438 |
{ char *hw_desc; int idx; struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); struct iop_adma_desc_slot *slot = NULL; int init = iop_chan->slots_allocated ? 0 : 1; struct iop_adma_platform_data *plat_data = |
d4adcc016 dma: use dev_get_... |
439 |
dev_get_platdata(&iop_chan->device->pdev->dev); |
c21109231 dmaengine: driver... |
440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 |
int num_descs_in_pool = plat_data->pool_size/IOP_ADMA_SLOT_SIZE; /* Allocate descriptor slots */ do { idx = iop_chan->slots_allocated; if (idx == num_descs_in_pool) break; slot = kzalloc(sizeof(*slot), GFP_KERNEL); if (!slot) { printk(KERN_INFO "IOP ADMA Channel only initialized" " %d descriptor slots", idx); break; } hw_desc = (char *) iop_chan->device->dma_desc_pool_virt; slot->hw_desc = (void *) &hw_desc[idx * IOP_ADMA_SLOT_SIZE]; dma_async_tx_descriptor_init(&slot->async_tx, chan); slot->async_tx.tx_submit = iop_adma_tx_submit; |
308136d1a iop-adma: impleme... |
459 |
INIT_LIST_HEAD(&slot->tx_list); |
c21109231 dmaengine: driver... |
460 461 |
INIT_LIST_HEAD(&slot->chain_node); INIT_LIST_HEAD(&slot->slot_node); |
c21109231 dmaengine: driver... |
462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 |
hw_desc = (char *) iop_chan->device->dma_desc_pool; slot->async_tx.phys = (dma_addr_t) &hw_desc[idx * IOP_ADMA_SLOT_SIZE]; slot->idx = idx; spin_lock_bh(&iop_chan->lock); iop_chan->slots_allocated++; list_add_tail(&slot->slot_node, &iop_chan->all_slots); spin_unlock_bh(&iop_chan->lock); } while (iop_chan->slots_allocated < num_descs_in_pool); if (idx && !iop_chan->last_used) iop_chan->last_used = list_entry(iop_chan->all_slots.next, struct iop_adma_desc_slot, slot_node); dev_dbg(iop_chan->device->common.dev, "allocated %d descriptor slots last_used: %p ", iop_chan->slots_allocated, iop_chan->last_used); /* initialize the channel and the chain with a null operation */ if (init) { if (dma_has_cap(DMA_MEMCPY, iop_chan->device->common.cap_mask)) iop_chan_start_null_memcpy(iop_chan); else if (dma_has_cap(DMA_XOR, iop_chan->device->common.cap_mask)) iop_chan_start_null_xor(iop_chan); else BUG(); } return (idx > 0) ? idx : -ENOMEM; } static struct dma_async_tx_descriptor * |
636bdeaa1 dmaengine: ack to... |
499 |
iop_adma_prep_dma_interrupt(struct dma_chan *chan, unsigned long flags) |
c21109231 dmaengine: driver... |
500 501 502 503 |
{ struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); struct iop_adma_desc_slot *sw_desc, *grp_start; int slot_cnt, slots_per_op; |
3d9b525b6 iop-adma.c: repla... |
504 505 |
dev_dbg(iop_chan->device->common.dev, "%s ", __func__); |
c21109231 dmaengine: driver... |
506 507 508 509 510 511 512 |
spin_lock_bh(&iop_chan->lock); slot_cnt = iop_chan_interrupt_slot_count(&slots_per_op, iop_chan); sw_desc = iop_adma_alloc_slots(iop_chan, slot_cnt, slots_per_op); if (sw_desc) { grp_start = sw_desc->group_head; iop_desc_init_interrupt(grp_start, iop_chan); |
636bdeaa1 dmaengine: ack to... |
513 |
sw_desc->async_tx.flags = flags; |
c21109231 dmaengine: driver... |
514 515 516 517 518 |
} spin_unlock_bh(&iop_chan->lock); return sw_desc ? &sw_desc->async_tx : NULL; } |
c21109231 dmaengine: driver... |
519 |
static struct dma_async_tx_descriptor * |
0036731c8 async_tx: kill tx... |
520 |
iop_adma_prep_dma_memcpy(struct dma_chan *chan, dma_addr_t dma_dest, |
d4c56f97f async_tx: replace... |
521 |
dma_addr_t dma_src, size_t len, unsigned long flags) |
c21109231 dmaengine: driver... |
522 523 524 525 526 527 528 |
{ struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); struct iop_adma_desc_slot *sw_desc, *grp_start; int slot_cnt, slots_per_op; if (unlikely(!len)) return NULL; |
e2ec771a9 dma: use BUG_ON c... |
529 |
BUG_ON(len > IOP_ADMA_MAX_BYTE_COUNT); |
c21109231 dmaengine: driver... |
530 531 532 |
dev_dbg(iop_chan->device->common.dev, "%s len: %u ", |
3d9b525b6 iop-adma.c: repla... |
533 |
__func__, len); |
c21109231 dmaengine: driver... |
534 535 536 537 538 539 |
spin_lock_bh(&iop_chan->lock); slot_cnt = iop_chan_memcpy_slot_count(len, &slots_per_op); sw_desc = iop_adma_alloc_slots(iop_chan, slot_cnt, slots_per_op); if (sw_desc) { grp_start = sw_desc->group_head; |
d4c56f97f async_tx: replace... |
540 |
iop_desc_init_memcpy(grp_start, flags); |
c21109231 dmaengine: driver... |
541 |
iop_desc_set_byte_count(grp_start, iop_chan, len); |
0036731c8 async_tx: kill tx... |
542 543 |
iop_desc_set_dest_addr(grp_start, iop_chan, dma_dest); iop_desc_set_memcpy_src_addr(grp_start, dma_src); |
636bdeaa1 dmaengine: ack to... |
544 |
sw_desc->async_tx.flags = flags; |
c21109231 dmaengine: driver... |
545 546 547 548 549 550 551 |
} spin_unlock_bh(&iop_chan->lock); return sw_desc ? &sw_desc->async_tx : NULL; } static struct dma_async_tx_descriptor * |
0036731c8 async_tx: kill tx... |
552 553 |
iop_adma_prep_dma_xor(struct dma_chan *chan, dma_addr_t dma_dest, dma_addr_t *dma_src, unsigned int src_cnt, size_t len, |
d4c56f97f async_tx: replace... |
554 |
unsigned long flags) |
c21109231 dmaengine: driver... |
555 556 557 558 559 560 561 |
{ struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); struct iop_adma_desc_slot *sw_desc, *grp_start; int slot_cnt, slots_per_op; if (unlikely(!len)) return NULL; |
e2ec771a9 dma: use BUG_ON c... |
562 |
BUG_ON(len > IOP_ADMA_XOR_MAX_BYTE_COUNT); |
c21109231 dmaengine: driver... |
563 564 |
dev_dbg(iop_chan->device->common.dev, |
d4c56f97f async_tx: replace... |
565 566 |
"%s src_cnt: %d len: %u flags: %lx ", |
3d9b525b6 iop-adma.c: repla... |
567 |
__func__, src_cnt, len, flags); |
c21109231 dmaengine: driver... |
568 569 570 571 572 573 |
spin_lock_bh(&iop_chan->lock); slot_cnt = iop_chan_xor_slot_count(len, src_cnt, &slots_per_op); sw_desc = iop_adma_alloc_slots(iop_chan, slot_cnt, slots_per_op); if (sw_desc) { grp_start = sw_desc->group_head; |
d4c56f97f async_tx: replace... |
574 |
iop_desc_init_xor(grp_start, src_cnt, flags); |
c21109231 dmaengine: driver... |
575 |
iop_desc_set_byte_count(grp_start, iop_chan, len); |
0036731c8 async_tx: kill tx... |
576 |
iop_desc_set_dest_addr(grp_start, iop_chan, dma_dest); |
636bdeaa1 dmaengine: ack to... |
577 |
sw_desc->async_tx.flags = flags; |
0036731c8 async_tx: kill tx... |
578 579 580 |
while (src_cnt--) iop_desc_set_xor_src_addr(grp_start, src_cnt, dma_src[src_cnt]); |
c21109231 dmaengine: driver... |
581 582 583 584 585 |
} spin_unlock_bh(&iop_chan->lock); return sw_desc ? &sw_desc->async_tx : NULL; } |
c21109231 dmaengine: driver... |
586 |
static struct dma_async_tx_descriptor * |
099f53cb5 async_tx: rename ... |
587 588 589 |
iop_adma_prep_dma_xor_val(struct dma_chan *chan, dma_addr_t *dma_src, unsigned int src_cnt, size_t len, u32 *result, unsigned long flags) |
c21109231 dmaengine: driver... |
590 591 592 593 594 595 596 597 598 599 |
{ struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); struct iop_adma_desc_slot *sw_desc, *grp_start; int slot_cnt, slots_per_op; if (unlikely(!len)) return NULL; dev_dbg(iop_chan->device->common.dev, "%s src_cnt: %d len: %u ", |
3d9b525b6 iop-adma.c: repla... |
600 |
__func__, src_cnt, len); |
c21109231 dmaengine: driver... |
601 602 603 604 605 606 |
spin_lock_bh(&iop_chan->lock); slot_cnt = iop_chan_zero_sum_slot_count(len, src_cnt, &slots_per_op); sw_desc = iop_adma_alloc_slots(iop_chan, slot_cnt, slots_per_op); if (sw_desc) { grp_start = sw_desc->group_head; |
d4c56f97f async_tx: replace... |
607 |
iop_desc_init_zero_sum(grp_start, src_cnt, flags); |
c21109231 dmaengine: driver... |
608 609 610 611 |
iop_desc_set_zero_sum_byte_count(grp_start, len); grp_start->xor_check_result = result; pr_debug("\t%s: grp_start->xor_check_result: %p ", |
3d9b525b6 iop-adma.c: repla... |
612 |
__func__, grp_start->xor_check_result); |
636bdeaa1 dmaengine: ack to... |
613 |
sw_desc->async_tx.flags = flags; |
0036731c8 async_tx: kill tx... |
614 615 616 |
while (src_cnt--) iop_desc_set_zero_sum_src_addr(grp_start, src_cnt, dma_src[src_cnt]); |
c21109231 dmaengine: driver... |
617 618 619 620 621 |
} spin_unlock_bh(&iop_chan->lock); return sw_desc ? &sw_desc->async_tx : NULL; } |
7bf649aee iop-adma: P+Q sup... |
622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 |
static struct dma_async_tx_descriptor * iop_adma_prep_dma_pq(struct dma_chan *chan, dma_addr_t *dst, dma_addr_t *src, unsigned int src_cnt, const unsigned char *scf, size_t len, unsigned long flags) { struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); struct iop_adma_desc_slot *sw_desc, *g; int slot_cnt, slots_per_op; int continue_srcs; if (unlikely(!len)) return NULL; BUG_ON(len > IOP_ADMA_XOR_MAX_BYTE_COUNT); dev_dbg(iop_chan->device->common.dev, "%s src_cnt: %d len: %u flags: %lx ", __func__, src_cnt, len, flags); if (dmaf_p_disabled_continue(flags)) continue_srcs = 1+src_cnt; else if (dmaf_continue(flags)) continue_srcs = 3+src_cnt; else continue_srcs = 0+src_cnt; spin_lock_bh(&iop_chan->lock); slot_cnt = iop_chan_pq_slot_count(len, continue_srcs, &slots_per_op); sw_desc = iop_adma_alloc_slots(iop_chan, slot_cnt, slots_per_op); if (sw_desc) { int i; g = sw_desc->group_head; iop_desc_set_byte_count(g, iop_chan, len); /* even if P is disabled its destination address (bits * [3:0]) must match Q. It is ok if P points to an * invalid address, it won't be written. */ if (flags & DMA_PREP_PQ_DISABLE_P) dst[0] = dst[1] & 0x7; iop_desc_set_pq_addr(g, dst); |
7bf649aee iop-adma: P+Q sup... |
665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 |
sw_desc->async_tx.flags = flags; for (i = 0; i < src_cnt; i++) iop_desc_set_pq_src_addr(g, i, src[i], scf[i]); /* if we are continuing a previous operation factor in * the old p and q values, see the comment for dma_maxpq * in include/linux/dmaengine.h */ if (dmaf_p_disabled_continue(flags)) iop_desc_set_pq_src_addr(g, i++, dst[1], 1); else if (dmaf_continue(flags)) { iop_desc_set_pq_src_addr(g, i++, dst[0], 0); iop_desc_set_pq_src_addr(g, i++, dst[1], 1); iop_desc_set_pq_src_addr(g, i++, dst[1], 0); } iop_desc_init_pq(g, i, flags); } spin_unlock_bh(&iop_chan->lock); return sw_desc ? &sw_desc->async_tx : NULL; } static struct dma_async_tx_descriptor * iop_adma_prep_dma_pq_val(struct dma_chan *chan, dma_addr_t *pq, dma_addr_t *src, unsigned int src_cnt, const unsigned char *scf, size_t len, enum sum_check_flags *pqres, unsigned long flags) { struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); struct iop_adma_desc_slot *sw_desc, *g; int slot_cnt, slots_per_op; if (unlikely(!len)) return NULL; BUG_ON(len > IOP_ADMA_XOR_MAX_BYTE_COUNT); dev_dbg(iop_chan->device->common.dev, "%s src_cnt: %d len: %u ", __func__, src_cnt, len); spin_lock_bh(&iop_chan->lock); slot_cnt = iop_chan_pq_zero_sum_slot_count(len, src_cnt + 2, &slots_per_op); sw_desc = iop_adma_alloc_slots(iop_chan, slot_cnt, slots_per_op); if (sw_desc) { /* for validate operations p and q are tagged onto the * end of the source list */ int pq_idx = src_cnt; g = sw_desc->group_head; iop_desc_init_pq_zero_sum(g, src_cnt+2, flags); iop_desc_set_pq_zero_sum_byte_count(g, len); g->pq_check_result = pqres; pr_debug("\t%s: g->pq_check_result: %p ", __func__, g->pq_check_result); |
7bf649aee iop-adma: P+Q sup... |
721 722 723 724 725 726 727 728 729 730 731 |
sw_desc->async_tx.flags = flags; while (src_cnt--) iop_desc_set_pq_zero_sum_src_addr(g, src_cnt, src[src_cnt], scf[src_cnt]); iop_desc_set_pq_zero_sum_addr(g, pq_idx, src); } spin_unlock_bh(&iop_chan->lock); return sw_desc ? &sw_desc->async_tx : NULL; } |
c21109231 dmaengine: driver... |
732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 |
static void iop_adma_free_chan_resources(struct dma_chan *chan) { struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); struct iop_adma_desc_slot *iter, *_iter; int in_use_descs = 0; iop_adma_slot_cleanup(iop_chan); spin_lock_bh(&iop_chan->lock); list_for_each_entry_safe(iter, _iter, &iop_chan->chain, chain_node) { in_use_descs++; list_del(&iter->chain_node); } list_for_each_entry_safe_reverse( iter, _iter, &iop_chan->all_slots, slot_node) { list_del(&iter->slot_node); kfree(iter); iop_chan->slots_allocated--; } iop_chan->last_used = NULL; dev_dbg(iop_chan->device->common.dev, "%s slots_allocated %d ", |
3d9b525b6 iop-adma.c: repla... |
756 |
__func__, iop_chan->slots_allocated); |
c21109231 dmaengine: driver... |
757 758 759 760 761 762 763 764 765 766 |
spin_unlock_bh(&iop_chan->lock); /* one is ok since we left it on there on purpose */ if (in_use_descs > 1) printk(KERN_ERR "IOP: Freeing %d in use descriptors! ", in_use_descs - 1); } /** |
079344818 DMAENGINE: generi... |
767 |
* iop_adma_status - poll the status of an ADMA transaction |
c21109231 dmaengine: driver... |
768 769 |
* @chan: ADMA channel handle * @cookie: ADMA transaction identifier |
079344818 DMAENGINE: generi... |
770 |
* @txstate: a holder for the current state of the channel or NULL |
c21109231 dmaengine: driver... |
771 |
*/ |
079344818 DMAENGINE: generi... |
772 |
static enum dma_status iop_adma_status(struct dma_chan *chan, |
c21109231 dmaengine: driver... |
773 |
dma_cookie_t cookie, |
079344818 DMAENGINE: generi... |
774 |
struct dma_tx_state *txstate) |
c21109231 dmaengine: driver... |
775 776 |
{ struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); |
949ff5b8d dmaengine: fix fo... |
777 |
int ret; |
96a2af41c dmaengine: consol... |
778 779 |
ret = dma_cookie_status(chan, cookie, txstate); |
9f571502d dmaengine: iop: u... |
780 |
if (ret == DMA_COMPLETE) |
c21109231 dmaengine: driver... |
781 782 783 |
return ret; iop_adma_slot_cleanup(iop_chan); |
96a2af41c dmaengine: consol... |
784 |
return dma_cookie_status(chan, cookie, txstate); |
c21109231 dmaengine: driver... |
785 786 787 788 789 |
} static irqreturn_t iop_adma_eot_handler(int irq, void *data) { struct iop_adma_chan *chan = data; |
3d9b525b6 iop-adma.c: repla... |
790 791 |
dev_dbg(chan->device->common.dev, "%s ", __func__); |
c21109231 dmaengine: driver... |
792 793 794 795 796 797 798 799 800 801 802 |
tasklet_schedule(&chan->irq_tasklet); iop_adma_device_clear_eot_status(chan); return IRQ_HANDLED; } static irqreturn_t iop_adma_eoc_handler(int irq, void *data) { struct iop_adma_chan *chan = data; |
3d9b525b6 iop-adma.c: repla... |
803 804 |
dev_dbg(chan->device->common.dev, "%s ", __func__); |
c21109231 dmaengine: driver... |
805 806 807 808 809 810 811 812 813 814 815 816 |
tasklet_schedule(&chan->irq_tasklet); iop_adma_device_clear_eoc_status(chan); return IRQ_HANDLED; } static irqreturn_t iop_adma_err_handler(int irq, void *data) { struct iop_adma_chan *chan = data; unsigned long status = iop_chan_get_status(chan); |
1ba151cdf dma: Convert dev_... |
817 |
dev_err(chan->device->common.dev, |
c21109231 dmaengine: driver... |
818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 |
"error ( %s%s%s%s%s%s%s) ", iop_is_err_int_parity(status, chan) ? "int_parity " : "", iop_is_err_mcu_abort(status, chan) ? "mcu_abort " : "", iop_is_err_int_tabort(status, chan) ? "int_tabort " : "", iop_is_err_int_mabort(status, chan) ? "int_mabort " : "", iop_is_err_pci_tabort(status, chan) ? "pci_tabort " : "", iop_is_err_pci_mabort(status, chan) ? "pci_mabort " : "", iop_is_err_split_tx(status, chan) ? "split_tx " : ""); iop_adma_device_clear_err_status(chan); BUG(); return IRQ_HANDLED; } static void iop_adma_issue_pending(struct dma_chan *chan) { struct iop_adma_chan *iop_chan = to_iop_adma_chan(chan); if (iop_chan->pending) { iop_chan->pending = 0; iop_chan_append(iop_chan); } } /* * Perform a transaction to verify the HW works. */ #define IOP_ADMA_TEST_SIZE 2000 |
463a1f8b3 dma: remove use o... |
849 |
static int iop_adma_memcpy_self_test(struct iop_adma_device *device) |
c21109231 dmaengine: driver... |
850 851 852 853 854 855 856 857 858 |
{ int i; void *src, *dest; dma_addr_t src_dma, dest_dma; struct dma_chan *dma_chan; dma_cookie_t cookie; struct dma_async_tx_descriptor *tx; int err = 0; struct iop_adma_chan *iop_chan; |
3d9b525b6 iop-adma.c: repla... |
859 860 |
dev_dbg(device->common.dev, "%s ", __func__); |
c21109231 dmaengine: driver... |
861 |
|
eccf2144e iop-adma: fixup s... |
862 |
src = kmalloc(IOP_ADMA_TEST_SIZE, GFP_KERNEL); |
c21109231 dmaengine: driver... |
863 864 |
if (!src) return -ENOMEM; |
eccf2144e iop-adma: fixup s... |
865 |
dest = kzalloc(IOP_ADMA_TEST_SIZE, GFP_KERNEL); |
c21109231 dmaengine: driver... |
866 867 868 869 870 871 872 873 |
if (!dest) { kfree(src); return -ENOMEM; } /* Fill in src buffer */ for (i = 0; i < IOP_ADMA_TEST_SIZE; i++) ((u8 *) src)[i] = (u8)i; |
c21109231 dmaengine: driver... |
874 875 876 877 |
/* Start copy, using first DMA channel */ dma_chan = container_of(device->common.channels.next, struct dma_chan, device_node); |
aa1e6f1a3 dmaengine: kill s... |
878 |
if (iop_adma_alloc_chan_resources(dma_chan) < 1) { |
c21109231 dmaengine: driver... |
879 880 881 |
err = -ENODEV; goto out; } |
c21109231 dmaengine: driver... |
882 883 |
dest_dma = dma_map_single(dma_chan->device->dev, dest, IOP_ADMA_TEST_SIZE, DMA_FROM_DEVICE); |
c21109231 dmaengine: driver... |
884 885 |
src_dma = dma_map_single(dma_chan->device->dev, src, IOP_ADMA_TEST_SIZE, DMA_TO_DEVICE); |
0036731c8 async_tx: kill tx... |
886 |
tx = iop_adma_prep_dma_memcpy(dma_chan, dest_dma, src_dma, |
636bdeaa1 dmaengine: ack to... |
887 888 |
IOP_ADMA_TEST_SIZE, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
c21109231 dmaengine: driver... |
889 890 891 |
cookie = iop_adma_tx_submit(tx); iop_adma_issue_pending(dma_chan); |
c21109231 dmaengine: driver... |
892 |
msleep(1); |
079344818 DMAENGINE: generi... |
893 |
if (iop_adma_status(dma_chan, cookie, NULL) != |
9f571502d dmaengine: iop: u... |
894 |
DMA_COMPLETE) { |
1ba151cdf dma: Convert dev_... |
895 |
dev_err(dma_chan->device->dev, |
c21109231 dmaengine: driver... |
896 897 898 899 900 901 902 903 904 905 |
"Self-test copy timed out, disabling "); err = -ENODEV; goto free_resources; } iop_chan = to_iop_adma_chan(dma_chan); dma_sync_single_for_cpu(&iop_chan->device->pdev->dev, dest_dma, IOP_ADMA_TEST_SIZE, DMA_FROM_DEVICE); if (memcmp(src, dest, IOP_ADMA_TEST_SIZE)) { |
1ba151cdf dma: Convert dev_... |
906 |
dev_err(dma_chan->device->dev, |
c21109231 dmaengine: driver... |
907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 |
"Self-test copy failed compare, disabling "); err = -ENODEV; goto free_resources; } free_resources: iop_adma_free_chan_resources(dma_chan); out: kfree(src); kfree(dest); return err; } #define IOP_ADMA_NUM_SRC_TEST 4 /* must be <= 15 */ |
463a1f8b3 dma: remove use o... |
922 |
static int |
099f53cb5 async_tx: rename ... |
923 |
iop_adma_xor_val_self_test(struct iop_adma_device *device) |
c21109231 dmaengine: driver... |
924 925 926 927 928 |
{ int i, src_idx; struct page *dest; struct page *xor_srcs[IOP_ADMA_NUM_SRC_TEST]; struct page *zero_sum_srcs[IOP_ADMA_NUM_SRC_TEST + 1]; |
0036731c8 async_tx: kill tx... |
929 |
dma_addr_t dma_srcs[IOP_ADMA_NUM_SRC_TEST + 1]; |
f9f0a7d0d drivers/dma/iop-a... |
930 |
dma_addr_t dest_dma; |
c21109231 dmaengine: driver... |
931 932 933 934 935 936 937 938 |
struct dma_async_tx_descriptor *tx; struct dma_chan *dma_chan; dma_cookie_t cookie; u8 cmp_byte = 0; u32 cmp_word; u32 zero_sum_result; int err = 0; struct iop_adma_chan *iop_chan; |
3d9b525b6 iop-adma.c: repla... |
939 940 |
dev_dbg(device->common.dev, "%s ", __func__); |
c21109231 dmaengine: driver... |
941 942 943 |
for (src_idx = 0; src_idx < IOP_ADMA_NUM_SRC_TEST; src_idx++) { xor_srcs[src_idx] = alloc_page(GFP_KERNEL); |
a09b09ae5 iop-adma, mv_xor:... |
944 945 |
if (!xor_srcs[src_idx]) { while (src_idx--) |
c21109231 dmaengine: driver... |
946 |
__free_page(xor_srcs[src_idx]); |
a09b09ae5 iop-adma, mv_xor:... |
947 948 |
return -ENOMEM; } |
c21109231 dmaengine: driver... |
949 950 951 |
} dest = alloc_page(GFP_KERNEL); |
a09b09ae5 iop-adma, mv_xor:... |
952 953 |
if (!dest) { while (src_idx--) |
c21109231 dmaengine: driver... |
954 |
__free_page(xor_srcs[src_idx]); |
a09b09ae5 iop-adma, mv_xor:... |
955 956 |
return -ENOMEM; } |
c21109231 dmaengine: driver... |
957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 |
/* Fill in src buffers */ for (src_idx = 0; src_idx < IOP_ADMA_NUM_SRC_TEST; src_idx++) { u8 *ptr = page_address(xor_srcs[src_idx]); for (i = 0; i < PAGE_SIZE; i++) ptr[i] = (1 << src_idx); } for (src_idx = 0; src_idx < IOP_ADMA_NUM_SRC_TEST; src_idx++) cmp_byte ^= (u8) (1 << src_idx); cmp_word = (cmp_byte << 24) | (cmp_byte << 16) | (cmp_byte << 8) | cmp_byte; memset(page_address(dest), 0, PAGE_SIZE); dma_chan = container_of(device->common.channels.next, struct dma_chan, device_node); |
aa1e6f1a3 dmaengine: kill s... |
976 |
if (iop_adma_alloc_chan_resources(dma_chan) < 1) { |
c21109231 dmaengine: driver... |
977 978 979 980 981 |
err = -ENODEV; goto out; } /* test xor */ |
c21109231 dmaengine: driver... |
982 983 |
dest_dma = dma_map_page(dma_chan->device->dev, dest, 0, PAGE_SIZE, DMA_FROM_DEVICE); |
0036731c8 async_tx: kill tx... |
984 985 986 987 |
for (i = 0; i < IOP_ADMA_NUM_SRC_TEST; i++) dma_srcs[i] = dma_map_page(dma_chan->device->dev, xor_srcs[i], 0, PAGE_SIZE, DMA_TO_DEVICE); tx = iop_adma_prep_dma_xor(dma_chan, dest_dma, dma_srcs, |
636bdeaa1 dmaengine: ack to... |
988 989 |
IOP_ADMA_NUM_SRC_TEST, PAGE_SIZE, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
c21109231 dmaengine: driver... |
990 991 992 |
cookie = iop_adma_tx_submit(tx); iop_adma_issue_pending(dma_chan); |
c21109231 dmaengine: driver... |
993 |
msleep(8); |
079344818 DMAENGINE: generi... |
994 |
if (iop_adma_status(dma_chan, cookie, NULL) != |
9f571502d dmaengine: iop: u... |
995 |
DMA_COMPLETE) { |
1ba151cdf dma: Convert dev_... |
996 |
dev_err(dma_chan->device->dev, |
c21109231 dmaengine: driver... |
997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 |
"Self-test xor timed out, disabling "); err = -ENODEV; goto free_resources; } iop_chan = to_iop_adma_chan(dma_chan); dma_sync_single_for_cpu(&iop_chan->device->pdev->dev, dest_dma, PAGE_SIZE, DMA_FROM_DEVICE); for (i = 0; i < (PAGE_SIZE / sizeof(u32)); i++) { u32 *ptr = page_address(dest); if (ptr[i] != cmp_word) { |
1ba151cdf dma: Convert dev_... |
1009 |
dev_err(dma_chan->device->dev, |
c21109231 dmaengine: driver... |
1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 |
"Self-test xor failed compare, disabling "); err = -ENODEV; goto free_resources; } } dma_sync_single_for_device(&iop_chan->device->pdev->dev, dest_dma, PAGE_SIZE, DMA_TO_DEVICE); /* skip zero sum if the capability is not present */ |
099f53cb5 async_tx: rename ... |
1020 |
if (!dma_has_cap(DMA_XOR_VAL, dma_chan->device->cap_mask)) |
c21109231 dmaengine: driver... |
1021 1022 1023 1024 1025 1026 1027 1028 |
goto free_resources; /* zero sum the sources with the destintation page */ for (i = 0; i < IOP_ADMA_NUM_SRC_TEST; i++) zero_sum_srcs[i] = xor_srcs[i]; zero_sum_srcs[i] = dest; zero_sum_result = 1; |
0036731c8 async_tx: kill tx... |
1029 1030 1031 1032 |
for (i = 0; i < IOP_ADMA_NUM_SRC_TEST + 1; i++) dma_srcs[i] = dma_map_page(dma_chan->device->dev, zero_sum_srcs[i], 0, PAGE_SIZE, DMA_TO_DEVICE); |
099f53cb5 async_tx: rename ... |
1033 1034 1035 1036 |
tx = iop_adma_prep_dma_xor_val(dma_chan, dma_srcs, IOP_ADMA_NUM_SRC_TEST + 1, PAGE_SIZE, &zero_sum_result, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
c21109231 dmaengine: driver... |
1037 1038 1039 |
cookie = iop_adma_tx_submit(tx); iop_adma_issue_pending(dma_chan); |
c21109231 dmaengine: driver... |
1040 |
msleep(8); |
9f571502d dmaengine: iop: u... |
1041 |
if (iop_adma_status(dma_chan, cookie, NULL) != DMA_COMPLETE) { |
1ba151cdf dma: Convert dev_... |
1042 |
dev_err(dma_chan->device->dev, |
c21109231 dmaengine: driver... |
1043 1044 1045 1046 1047 1048 1049 |
"Self-test zero sum timed out, disabling "); err = -ENODEV; goto free_resources; } if (zero_sum_result != 0) { |
1ba151cdf dma: Convert dev_... |
1050 |
dev_err(dma_chan->device->dev, |
c21109231 dmaengine: driver... |
1051 1052 1053 1054 1055 |
"Self-test zero sum failed compare, disabling "); err = -ENODEV; goto free_resources; } |
c21109231 dmaengine: driver... |
1056 1057 |
/* test for non-zero parity sum */ zero_sum_result = 0; |
0036731c8 async_tx: kill tx... |
1058 1059 1060 1061 |
for (i = 0; i < IOP_ADMA_NUM_SRC_TEST + 1; i++) dma_srcs[i] = dma_map_page(dma_chan->device->dev, zero_sum_srcs[i], 0, PAGE_SIZE, DMA_TO_DEVICE); |
099f53cb5 async_tx: rename ... |
1062 1063 1064 1065 |
tx = iop_adma_prep_dma_xor_val(dma_chan, dma_srcs, IOP_ADMA_NUM_SRC_TEST + 1, PAGE_SIZE, &zero_sum_result, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); |
c21109231 dmaengine: driver... |
1066 1067 1068 |
cookie = iop_adma_tx_submit(tx); iop_adma_issue_pending(dma_chan); |
c21109231 dmaengine: driver... |
1069 |
msleep(8); |
9f571502d dmaengine: iop: u... |
1070 |
if (iop_adma_status(dma_chan, cookie, NULL) != DMA_COMPLETE) { |
1ba151cdf dma: Convert dev_... |
1071 |
dev_err(dma_chan->device->dev, |
c21109231 dmaengine: driver... |
1072 1073 1074 1075 1076 1077 1078 |
"Self-test non-zero sum timed out, disabling "); err = -ENODEV; goto free_resources; } if (zero_sum_result != 1) { |
1ba151cdf dma: Convert dev_... |
1079 |
dev_err(dma_chan->device->dev, |
c21109231 dmaengine: driver... |
1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 |
"Self-test non-zero sum failed compare, disabling "); err = -ENODEV; goto free_resources; } free_resources: iop_adma_free_chan_resources(dma_chan); out: src_idx = IOP_ADMA_NUM_SRC_TEST; while (src_idx--) __free_page(xor_srcs[src_idx]); __free_page(dest); return err; } |
0261f7416 Update CONFIG_MD_... |
1095 |
#ifdef CONFIG_RAID6_PQ |
463a1f8b3 dma: remove use o... |
1096 |
static int |
f6dbf6516 iop-adma: P+Q sel... |
1097 1098 1099 1100 1101 1102 1103 1104 |
iop_adma_pq_zero_sum_self_test(struct iop_adma_device *device) { /* combined sources, software pq results, and extra hw pq results */ struct page *pq[IOP_ADMA_NUM_SRC_TEST+2+2]; /* ptr to the extra hw pq buffers defined above */ struct page **pq_hw = &pq[IOP_ADMA_NUM_SRC_TEST+2]; /* address conversion buffers (dma_map / page_address) */ void *pq_sw[IOP_ADMA_NUM_SRC_TEST+2]; |
3d9ea9e3a iop-adma: Correct... |
1105 1106 |
dma_addr_t pq_src[IOP_ADMA_NUM_SRC_TEST+2]; dma_addr_t *pq_dest = &pq_src[IOP_ADMA_NUM_SRC_TEST]; |
f6dbf6516 iop-adma: P+Q sel... |
1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 |
int i; struct dma_async_tx_descriptor *tx; struct dma_chan *dma_chan; dma_cookie_t cookie; u32 zero_sum_result; int err = 0; struct device *dev; dev_dbg(device->common.dev, "%s ", __func__); for (i = 0; i < ARRAY_SIZE(pq); i++) { pq[i] = alloc_page(GFP_KERNEL); if (!pq[i]) { while (i--) __free_page(pq[i]); return -ENOMEM; } } /* Fill in src buffers */ for (i = 0; i < IOP_ADMA_NUM_SRC_TEST; i++) { pq_sw[i] = page_address(pq[i]); memset(pq_sw[i], 0x11111111 * (1<<i), PAGE_SIZE); } pq_sw[i] = page_address(pq[i]); pq_sw[i+1] = page_address(pq[i+1]); dma_chan = container_of(device->common.channels.next, struct dma_chan, device_node); if (iop_adma_alloc_chan_resources(dma_chan) < 1) { err = -ENODEV; goto out; } dev = dma_chan->device->dev; /* initialize the dests */ memset(page_address(pq_hw[0]), 0 , PAGE_SIZE); memset(page_address(pq_hw[1]), 0 , PAGE_SIZE); /* test pq */ pq_dest[0] = dma_map_page(dev, pq_hw[0], 0, PAGE_SIZE, DMA_FROM_DEVICE); pq_dest[1] = dma_map_page(dev, pq_hw[1], 0, PAGE_SIZE, DMA_FROM_DEVICE); for (i = 0; i < IOP_ADMA_NUM_SRC_TEST; i++) pq_src[i] = dma_map_page(dev, pq[i], 0, PAGE_SIZE, DMA_TO_DEVICE); tx = iop_adma_prep_dma_pq(dma_chan, pq_dest, pq_src, IOP_ADMA_NUM_SRC_TEST, (u8 *)raid6_gfexp, PAGE_SIZE, DMA_PREP_INTERRUPT | DMA_CTRL_ACK); cookie = iop_adma_tx_submit(tx); iop_adma_issue_pending(dma_chan); msleep(8); |
079344818 DMAENGINE: generi... |
1166 |
if (iop_adma_status(dma_chan, cookie, NULL) != |
9f571502d dmaengine: iop: u... |
1167 |
DMA_COMPLETE) { |
f6dbf6516 iop-adma: P+Q sel... |
1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 |
dev_err(dev, "Self-test pq timed out, disabling "); err = -ENODEV; goto free_resources; } raid6_call.gen_syndrome(IOP_ADMA_NUM_SRC_TEST+2, PAGE_SIZE, pq_sw); if (memcmp(pq_sw[IOP_ADMA_NUM_SRC_TEST], page_address(pq_hw[0]), PAGE_SIZE) != 0) { dev_err(dev, "Self-test p failed compare, disabling "); err = -ENODEV; goto free_resources; } if (memcmp(pq_sw[IOP_ADMA_NUM_SRC_TEST+1], page_address(pq_hw[1]), PAGE_SIZE) != 0) { dev_err(dev, "Self-test q failed compare, disabling "); err = -ENODEV; goto free_resources; } /* test correct zero sum using the software generated pq values */ for (i = 0; i < IOP_ADMA_NUM_SRC_TEST + 2; i++) pq_src[i] = dma_map_page(dev, pq[i], 0, PAGE_SIZE, DMA_TO_DEVICE); zero_sum_result = ~0; tx = iop_adma_prep_dma_pq_val(dma_chan, &pq_src[IOP_ADMA_NUM_SRC_TEST], pq_src, IOP_ADMA_NUM_SRC_TEST, raid6_gfexp, PAGE_SIZE, &zero_sum_result, DMA_PREP_INTERRUPT|DMA_CTRL_ACK); cookie = iop_adma_tx_submit(tx); iop_adma_issue_pending(dma_chan); msleep(8); |
079344818 DMAENGINE: generi... |
1205 |
if (iop_adma_status(dma_chan, cookie, NULL) != |
9f571502d dmaengine: iop: u... |
1206 |
DMA_COMPLETE) { |
f6dbf6516 iop-adma: P+Q sel... |
1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 |
dev_err(dev, "Self-test pq-zero-sum timed out, disabling "); err = -ENODEV; goto free_resources; } if (zero_sum_result != 0) { dev_err(dev, "Self-test pq-zero-sum failed to validate: %x ", zero_sum_result); err = -ENODEV; goto free_resources; } /* test incorrect zero sum */ i = IOP_ADMA_NUM_SRC_TEST; memset(pq_sw[i] + 100, 0, 100); memset(pq_sw[i+1] + 200, 0, 200); for (i = 0; i < IOP_ADMA_NUM_SRC_TEST + 2; i++) pq_src[i] = dma_map_page(dev, pq[i], 0, PAGE_SIZE, DMA_TO_DEVICE); zero_sum_result = 0; tx = iop_adma_prep_dma_pq_val(dma_chan, &pq_src[IOP_ADMA_NUM_SRC_TEST], pq_src, IOP_ADMA_NUM_SRC_TEST, raid6_gfexp, PAGE_SIZE, &zero_sum_result, DMA_PREP_INTERRUPT|DMA_CTRL_ACK); cookie = iop_adma_tx_submit(tx); iop_adma_issue_pending(dma_chan); msleep(8); |
079344818 DMAENGINE: generi... |
1238 |
if (iop_adma_status(dma_chan, cookie, NULL) != |
9f571502d dmaengine: iop: u... |
1239 |
DMA_COMPLETE) { |
f6dbf6516 iop-adma: P+Q sel... |
1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 |
dev_err(dev, "Self-test !pq-zero-sum timed out, disabling "); err = -ENODEV; goto free_resources; } if (zero_sum_result != (SUM_CHECK_P_RESULT | SUM_CHECK_Q_RESULT)) { dev_err(dev, "Self-test !pq-zero-sum failed to validate: %x ", zero_sum_result); err = -ENODEV; goto free_resources; } free_resources: iop_adma_free_chan_resources(dma_chan); out: i = ARRAY_SIZE(pq); while (i--) __free_page(pq[i]); return err; } #endif |
4bf27b8b3 Drivers: dma: rem... |
1263 |
static int iop_adma_remove(struct platform_device *dev) |
c21109231 dmaengine: driver... |
1264 1265 1266 1267 |
{ struct iop_adma_device *device = platform_get_drvdata(dev); struct dma_chan *chan, *_chan; struct iop_adma_chan *iop_chan; |
d4adcc016 dma: use dev_get_... |
1268 |
struct iop_adma_platform_data *plat_data = dev_get_platdata(&dev->dev); |
c21109231 dmaengine: driver... |
1269 1270 |
dma_async_device_unregister(&device->common); |
c21109231 dmaengine: driver... |
1271 1272 |
dma_free_coherent(&dev->dev, plat_data->pool_size, device->dma_desc_pool_virt, device->dma_desc_pool); |
c21109231 dmaengine: driver... |
1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 |
list_for_each_entry_safe(chan, _chan, &device->common.channels, device_node) { iop_chan = to_iop_adma_chan(chan); list_del(&chan->device_node); kfree(iop_chan); } kfree(device); return 0; } |
463a1f8b3 dma: remove use o... |
1283 |
static int iop_adma_probe(struct platform_device *pdev) |
c21109231 dmaengine: driver... |
1284 1285 1286 1287 1288 1289 |
{ struct resource *res; int ret = 0, i; struct iop_adma_device *adev; struct iop_adma_chan *iop_chan; struct dma_device *dma_dev; |
d4adcc016 dma: use dev_get_... |
1290 |
struct iop_adma_platform_data *plat_data = dev_get_platdata(&pdev->dev); |
c21109231 dmaengine: driver... |
1291 1292 1293 1294 1295 1296 |
res = platform_get_resource(pdev, IORESOURCE_MEM, 0); if (!res) return -ENODEV; if (!devm_request_mem_region(&pdev->dev, res->start, |
2e032b62c iop-adma.c: use r... |
1297 |
resource_size(res), pdev->name)) |
c21109231 dmaengine: driver... |
1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 |
return -EBUSY; adev = kzalloc(sizeof(*adev), GFP_KERNEL); if (!adev) return -ENOMEM; dma_dev = &adev->common; /* allocate coherent memory for hardware descriptors * note: writecombine gives slightly better performance, but * requires that we explicitly flush the writes */ |
f6e45661f dma, mm/pat: Rena... |
1309 1310 1311 1312 |
adev->dma_desc_pool_virt = dma_alloc_wc(&pdev->dev, plat_data->pool_size, &adev->dma_desc_pool, GFP_KERNEL); |
39c337044 drivers/dma/iop-a... |
1313 |
if (!adev->dma_desc_pool_virt) { |
c21109231 dmaengine: driver... |
1314 1315 1316 |
ret = -ENOMEM; goto err_free_adev; } |
b6695e411 dma: Fix typo in ... |
1317 1318 |
dev_dbg(&pdev->dev, "%s: allocated descriptor pool virt %p phys %p ", |
3d9b525b6 iop-adma.c: repla... |
1319 |
__func__, adev->dma_desc_pool_virt, |
c21109231 dmaengine: driver... |
1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 |
(void *) adev->dma_desc_pool); adev->id = plat_data->hw_id; /* discover transaction capabilites from the platform data */ dma_dev->cap_mask = plat_data->cap_mask; adev->pdev = pdev; platform_set_drvdata(pdev, adev); INIT_LIST_HEAD(&dma_dev->channels); /* set base routines */ dma_dev->device_alloc_chan_resources = iop_adma_alloc_chan_resources; dma_dev->device_free_chan_resources = iop_adma_free_chan_resources; |
079344818 DMAENGINE: generi... |
1335 |
dma_dev->device_tx_status = iop_adma_status; |
c21109231 dmaengine: driver... |
1336 |
dma_dev->device_issue_pending = iop_adma_issue_pending; |
c21109231 dmaengine: driver... |
1337 1338 1339 1340 1341 |
dma_dev->dev = &pdev->dev; /* set prep routines based on capability */ if (dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask)) dma_dev->device_prep_dma_memcpy = iop_adma_prep_dma_memcpy; |
c21109231 dmaengine: driver... |
1342 1343 1344 1345 |
if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) { dma_dev->max_xor = iop_adma_get_max_xor(); dma_dev->device_prep_dma_xor = iop_adma_prep_dma_xor; } |
099f53cb5 async_tx: rename ... |
1346 1347 1348 |
if (dma_has_cap(DMA_XOR_VAL, dma_dev->cap_mask)) dma_dev->device_prep_dma_xor_val = iop_adma_prep_dma_xor_val; |
7bf649aee iop-adma: P+Q sup... |
1349 1350 1351 1352 1353 1354 1355 |
if (dma_has_cap(DMA_PQ, dma_dev->cap_mask)) { dma_set_maxpq(dma_dev, iop_adma_get_max_pq(), 0); dma_dev->device_prep_dma_pq = iop_adma_prep_dma_pq; } if (dma_has_cap(DMA_PQ_VAL, dma_dev->cap_mask)) dma_dev->device_prep_dma_pq_val = iop_adma_prep_dma_pq_val; |
c21109231 dmaengine: driver... |
1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 |
if (dma_has_cap(DMA_INTERRUPT, dma_dev->cap_mask)) dma_dev->device_prep_dma_interrupt = iop_adma_prep_dma_interrupt; iop_chan = kzalloc(sizeof(*iop_chan), GFP_KERNEL); if (!iop_chan) { ret = -ENOMEM; goto err_free_dma; } iop_chan->device = adev; iop_chan->mmr_base = devm_ioremap(&pdev->dev, res->start, |
2e032b62c iop-adma.c: use r... |
1368 |
resource_size(res)); |
c21109231 dmaengine: driver... |
1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 |
if (!iop_chan->mmr_base) { ret = -ENOMEM; goto err_free_iop_chan; } tasklet_init(&iop_chan->irq_tasklet, iop_adma_tasklet, (unsigned long) iop_chan); /* clear errors before enabling interrupts */ iop_adma_device_clear_err_status(iop_chan); for (i = 0; i < 3; i++) { irq_handler_t handler[] = { iop_adma_eot_handler, iop_adma_eoc_handler, iop_adma_err_handler }; int irq = platform_get_irq(pdev, i); if (irq < 0) { ret = -ENXIO; goto err_free_iop_chan; } else { ret = devm_request_irq(&pdev->dev, irq, handler[i], 0, pdev->name, iop_chan); if (ret) goto err_free_iop_chan; } } spin_lock_init(&iop_chan->lock); |
c21109231 dmaengine: driver... |
1396 1397 |
INIT_LIST_HEAD(&iop_chan->chain); INIT_LIST_HEAD(&iop_chan->all_slots); |
c21109231 dmaengine: driver... |
1398 |
iop_chan->common.device = dma_dev; |
8ac695463 dmaengine: ensure... |
1399 |
dma_cookie_init(&iop_chan->common); |
c21109231 dmaengine: driver... |
1400 1401 1402 1403 1404 1405 1406 1407 1408 |
list_add_tail(&iop_chan->common.device_node, &dma_dev->channels); if (dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask)) { ret = iop_adma_memcpy_self_test(adev); dev_dbg(&pdev->dev, "memcpy self test returned %d ", ret); if (ret) goto err_free_iop_chan; } |
48a9db462 drivers/dma: remo... |
1409 |
if (dma_has_cap(DMA_XOR, dma_dev->cap_mask)) { |
099f53cb5 async_tx: rename ... |
1410 |
ret = iop_adma_xor_val_self_test(adev); |
c21109231 dmaengine: driver... |
1411 1412 1413 1414 1415 |
dev_dbg(&pdev->dev, "xor self test returned %d ", ret); if (ret) goto err_free_iop_chan; } |
f6dbf6516 iop-adma: P+Q sel... |
1416 1417 |
if (dma_has_cap(DMA_PQ, dma_dev->cap_mask) && dma_has_cap(DMA_PQ_VAL, dma_dev->cap_mask)) { |
0261f7416 Update CONFIG_MD_... |
1418 |
#ifdef CONFIG_RAID6_PQ |
f6dbf6516 iop-adma: P+Q sel... |
1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 |
ret = iop_adma_pq_zero_sum_self_test(adev); dev_dbg(&pdev->dev, "pq self test returned %d ", ret); #else /* can not test raid6, so do not publish capability */ dma_cap_clear(DMA_PQ, dma_dev->cap_mask); dma_cap_clear(DMA_PQ_VAL, dma_dev->cap_mask); ret = 0; #endif if (ret) goto err_free_iop_chan; } |
f9f0a7d0d drivers/dma/iop-a... |
1431 1432 |
dev_info(&pdev->dev, "Intel(R) IOP: ( %s%s%s%s%s%s) ", |
1ba151cdf dma: Convert dev_... |
1433 1434 1435 1436 |
dma_has_cap(DMA_PQ, dma_dev->cap_mask) ? "pq " : "", dma_has_cap(DMA_PQ_VAL, dma_dev->cap_mask) ? "pq_val " : "", dma_has_cap(DMA_XOR, dma_dev->cap_mask) ? "xor " : "", dma_has_cap(DMA_XOR_VAL, dma_dev->cap_mask) ? "xor_val " : "", |
1ba151cdf dma: Convert dev_... |
1437 1438 |
dma_has_cap(DMA_MEMCPY, dma_dev->cap_mask) ? "cpy " : "", dma_has_cap(DMA_INTERRUPT, dma_dev->cap_mask) ? "intr " : ""); |
c21109231 dmaengine: driver... |
1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 |
dma_async_device_register(dma_dev); goto out; err_free_iop_chan: kfree(iop_chan); err_free_dma: dma_free_coherent(&adev->pdev->dev, plat_data->pool_size, adev->dma_desc_pool_virt, adev->dma_desc_pool); err_free_adev: kfree(adev); out: return ret; } static void iop_chan_start_null_memcpy(struct iop_adma_chan *iop_chan) { struct iop_adma_desc_slot *sw_desc, *grp_start; dma_cookie_t cookie; int slot_cnt, slots_per_op; |
3d9b525b6 iop-adma.c: repla... |
1459 1460 |
dev_dbg(iop_chan->device->common.dev, "%s ", __func__); |
c21109231 dmaengine: driver... |
1461 1462 1463 1464 1465 1466 |
spin_lock_bh(&iop_chan->lock); slot_cnt = iop_chan_memcpy_slot_count(0, &slots_per_op); sw_desc = iop_adma_alloc_slots(iop_chan, slot_cnt, slots_per_op); if (sw_desc) { grp_start = sw_desc->group_head; |
308136d1a iop-adma: impleme... |
1467 |
list_splice_init(&sw_desc->tx_list, &iop_chan->chain); |
636bdeaa1 dmaengine: ack to... |
1468 |
async_tx_ack(&sw_desc->async_tx); |
c21109231 dmaengine: driver... |
1469 1470 1471 1472 |
iop_desc_init_memcpy(grp_start, 0); iop_desc_set_byte_count(grp_start, iop_chan, 0); iop_desc_set_dest_addr(grp_start, iop_chan, 0); iop_desc_set_memcpy_src_addr(grp_start, 0); |
2a926e460 dmaengine: fix co... |
1473 |
cookie = dma_cookie_assign(&sw_desc->async_tx); |
c21109231 dmaengine: driver... |
1474 1475 1476 1477 |
/* initialize the completed cookie to be less than * the most recently used cookie */ |
4d4e58de3 dmaengine: move l... |
1478 |
iop_chan->common.completed_cookie = cookie - 1; |
c21109231 dmaengine: driver... |
1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 |
/* channel should not be busy */ BUG_ON(iop_chan_is_busy(iop_chan)); /* clear any prior error-status bits */ iop_adma_device_clear_err_status(iop_chan); /* disable operation */ iop_chan_disable(iop_chan); /* set the descriptor address */ iop_chan_set_next_descriptor(iop_chan, sw_desc->async_tx.phys); /* 1/ don't add pre-chained descriptors * 2/ dummy read to flush next_desc write */ BUG_ON(iop_desc_get_next_desc(sw_desc)); /* run the descriptor */ iop_chan_enable(iop_chan); } else |
1ba151cdf dma: Convert dev_... |
1500 1501 1502 |
dev_err(iop_chan->device->common.dev, "failed to allocate null descriptor "); |
c21109231 dmaengine: driver... |
1503 1504 1505 1506 1507 1508 1509 1510 |
spin_unlock_bh(&iop_chan->lock); } static void iop_chan_start_null_xor(struct iop_adma_chan *iop_chan) { struct iop_adma_desc_slot *sw_desc, *grp_start; dma_cookie_t cookie; int slot_cnt, slots_per_op; |
3d9b525b6 iop-adma.c: repla... |
1511 1512 |
dev_dbg(iop_chan->device->common.dev, "%s ", __func__); |
c21109231 dmaengine: driver... |
1513 1514 1515 1516 1517 1518 |
spin_lock_bh(&iop_chan->lock); slot_cnt = iop_chan_xor_slot_count(0, 2, &slots_per_op); sw_desc = iop_adma_alloc_slots(iop_chan, slot_cnt, slots_per_op); if (sw_desc) { grp_start = sw_desc->group_head; |
308136d1a iop-adma: impleme... |
1519 |
list_splice_init(&sw_desc->tx_list, &iop_chan->chain); |
636bdeaa1 dmaengine: ack to... |
1520 |
async_tx_ack(&sw_desc->async_tx); |
c21109231 dmaengine: driver... |
1521 1522 1523 1524 1525 |
iop_desc_init_null_xor(grp_start, 2, 0); iop_desc_set_byte_count(grp_start, iop_chan, 0); iop_desc_set_dest_addr(grp_start, iop_chan, 0); iop_desc_set_xor_src_addr(grp_start, 0, 0); iop_desc_set_xor_src_addr(grp_start, 1, 0); |
2a926e460 dmaengine: fix co... |
1526 |
cookie = dma_cookie_assign(&sw_desc->async_tx); |
c21109231 dmaengine: driver... |
1527 1528 1529 1530 |
/* initialize the completed cookie to be less than * the most recently used cookie */ |
4d4e58de3 dmaengine: move l... |
1531 |
iop_chan->common.completed_cookie = cookie - 1; |
c21109231 dmaengine: driver... |
1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 |
/* channel should not be busy */ BUG_ON(iop_chan_is_busy(iop_chan)); /* clear any prior error-status bits */ iop_adma_device_clear_err_status(iop_chan); /* disable operation */ iop_chan_disable(iop_chan); /* set the descriptor address */ iop_chan_set_next_descriptor(iop_chan, sw_desc->async_tx.phys); /* 1/ don't add pre-chained descriptors * 2/ dummy read to flush next_desc write */ BUG_ON(iop_desc_get_next_desc(sw_desc)); /* run the descriptor */ iop_chan_enable(iop_chan); } else |
1ba151cdf dma: Convert dev_... |
1553 |
dev_err(iop_chan->device->common.dev, |
c21109231 dmaengine: driver... |
1554 1555 1556 1557 1558 1559 1560 |
"failed to allocate null descriptor "); spin_unlock_bh(&iop_chan->lock); } static struct platform_driver iop_adma_driver = { .probe = iop_adma_probe, |
a7d6e3ec2 dma: remove use o... |
1561 |
.remove = iop_adma_remove, |
c21109231 dmaengine: driver... |
1562 |
.driver = { |
c21109231 dmaengine: driver... |
1563 1564 1565 |
.name = "iop-adma", }, }; |
c94e91053 dmaengine: conver... |
1566 |
module_platform_driver(iop_adma_driver); |
c21109231 dmaengine: driver... |
1567 1568 1569 1570 |
MODULE_AUTHOR("Intel Corporation"); MODULE_DESCRIPTION("IOP ADMA Engine Driver"); MODULE_LICENSE("GPL"); |
c94e91053 dmaengine: conver... |
1571 |
MODULE_ALIAS("platform:iop-adma"); |