Blame view
drivers/clocksource/sh_mtu2.c
8.15 KB
d5ed4c2e5 clocksource: Supe... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 |
/* * SuperH Timer Support - MTU2 * * Copyright (C) 2009 Magnus Damm * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA */ #include <linux/init.h> #include <linux/platform_device.h> #include <linux/spinlock.h> #include <linux/interrupt.h> #include <linux/ioport.h> #include <linux/delay.h> #include <linux/io.h> #include <linux/clk.h> #include <linux/irq.h> #include <linux/err.h> #include <linux/clockchips.h> |
46a12f742 sh: Consolidate M... |
31 |
#include <linux/sh_timer.h> |
5a0e3ad6a include cleanup: ... |
32 |
#include <linux/slab.h> |
7deeab5dc drivers/clocksour... |
33 |
#include <linux/module.h> |
d5ed4c2e5 clocksource: Supe... |
34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 |
struct sh_mtu2_priv { void __iomem *mapbase; struct clk *clk; struct irqaction irqaction; struct platform_device *pdev; unsigned long rate; unsigned long periodic; struct clock_event_device ced; }; static DEFINE_SPINLOCK(sh_mtu2_lock); #define TSTR -1 /* shared register */ #define TCR 0 /* channel register */ #define TMDR 1 /* channel register */ #define TIOR 2 /* channel register */ #define TIER 3 /* channel register */ #define TSR 4 /* channel register */ #define TCNT 5 /* channel register */ #define TGR 6 /* channel register */ static unsigned long mtu2_reg_offs[] = { [TCR] = 0, [TMDR] = 1, [TIOR] = 2, [TIER] = 4, [TSR] = 5, [TCNT] = 6, [TGR] = 8, }; static inline unsigned long sh_mtu2_read(struct sh_mtu2_priv *p, int reg_nr) { |
46a12f742 sh: Consolidate M... |
68 |
struct sh_timer_config *cfg = p->pdev->dev.platform_data; |
d5ed4c2e5 clocksource: Supe... |
69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 |
void __iomem *base = p->mapbase; unsigned long offs; if (reg_nr == TSTR) return ioread8(base + cfg->channel_offset); offs = mtu2_reg_offs[reg_nr]; if ((reg_nr == TCNT) || (reg_nr == TGR)) return ioread16(base + offs); else return ioread8(base + offs); } static inline void sh_mtu2_write(struct sh_mtu2_priv *p, int reg_nr, unsigned long value) { |
46a12f742 sh: Consolidate M... |
86 |
struct sh_timer_config *cfg = p->pdev->dev.platform_data; |
d5ed4c2e5 clocksource: Supe... |
87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 |
void __iomem *base = p->mapbase; unsigned long offs; if (reg_nr == TSTR) { iowrite8(value, base + cfg->channel_offset); return; } offs = mtu2_reg_offs[reg_nr]; if ((reg_nr == TCNT) || (reg_nr == TGR)) iowrite16(value, base + offs); else iowrite8(value, base + offs); } static void sh_mtu2_start_stop_ch(struct sh_mtu2_priv *p, int start) { |
46a12f742 sh: Consolidate M... |
105 |
struct sh_timer_config *cfg = p->pdev->dev.platform_data; |
d5ed4c2e5 clocksource: Supe... |
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 |
unsigned long flags, value; /* start stop register shared by multiple timer channels */ spin_lock_irqsave(&sh_mtu2_lock, flags); value = sh_mtu2_read(p, TSTR); if (start) value |= 1 << cfg->timer_bit; else value &= ~(1 << cfg->timer_bit); sh_mtu2_write(p, TSTR, value); spin_unlock_irqrestore(&sh_mtu2_lock, flags); } static int sh_mtu2_enable(struct sh_mtu2_priv *p) { |
d5ed4c2e5 clocksource: Supe... |
123 124 125 126 127 |
int ret; /* enable clock */ ret = clk_enable(p->clk); if (ret) { |
214a607a4 clocksource: Use ... |
128 129 |
dev_err(&p->pdev->dev, "cannot enable clock "); |
d5ed4c2e5 clocksource: Supe... |
130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 |
return ret; } /* make sure channel is disabled */ sh_mtu2_start_stop_ch(p, 0); p->rate = clk_get_rate(p->clk) / 64; p->periodic = (p->rate + HZ/2) / HZ; /* "Periodic Counter Operation" */ sh_mtu2_write(p, TCR, 0x23); /* TGRA clear, divide clock by 64 */ sh_mtu2_write(p, TIOR, 0); sh_mtu2_write(p, TGR, p->periodic); sh_mtu2_write(p, TCNT, 0); sh_mtu2_write(p, TMDR, 0); sh_mtu2_write(p, TIER, 0x01); /* enable channel */ sh_mtu2_start_stop_ch(p, 1); return 0; } static void sh_mtu2_disable(struct sh_mtu2_priv *p) { /* disable channel */ sh_mtu2_start_stop_ch(p, 0); /* stop clock */ clk_disable(p->clk); } static irqreturn_t sh_mtu2_interrupt(int irq, void *dev_id) { struct sh_mtu2_priv *p = dev_id; /* acknowledge interrupt */ sh_mtu2_read(p, TSR); sh_mtu2_write(p, TSR, 0xfe); /* notify clockevent layer */ p->ced.event_handler(&p->ced); return IRQ_HANDLED; } static struct sh_mtu2_priv *ced_to_sh_mtu2(struct clock_event_device *ced) { return container_of(ced, struct sh_mtu2_priv, ced); } static void sh_mtu2_clock_event_mode(enum clock_event_mode mode, struct clock_event_device *ced) { struct sh_mtu2_priv *p = ced_to_sh_mtu2(ced); int disabled = 0; /* deal with old setting first */ switch (ced->mode) { case CLOCK_EVT_MODE_PERIODIC: sh_mtu2_disable(p); disabled = 1; break; default: break; } switch (mode) { case CLOCK_EVT_MODE_PERIODIC: |
214a607a4 clocksource: Use ... |
198 199 |
dev_info(&p->pdev->dev, "used for periodic clock events "); |
d5ed4c2e5 clocksource: Supe... |
200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 |
sh_mtu2_enable(p); break; case CLOCK_EVT_MODE_UNUSED: if (!disabled) sh_mtu2_disable(p); break; case CLOCK_EVT_MODE_SHUTDOWN: default: break; } } static void sh_mtu2_register_clockevent(struct sh_mtu2_priv *p, char *name, unsigned long rating) { struct clock_event_device *ced = &p->ced; int ret; memset(ced, 0, sizeof(*ced)); ced->name = name; ced->features = CLOCK_EVT_FEAT_PERIODIC; ced->rating = rating; ced->cpumask = cpumask_of(0); ced->set_mode = sh_mtu2_clock_event_mode; |
214a607a4 clocksource: Use ... |
225 226 |
dev_info(&p->pdev->dev, "used for clock events "); |
da64c2a8d clocksource: Fix ... |
227 |
clockevents_register_device(ced); |
d5ed4c2e5 clocksource: Supe... |
228 229 |
ret = setup_irq(p->irqaction.irq, &p->irqaction); if (ret) { |
214a607a4 clocksource: Use ... |
230 231 232 |
dev_err(&p->pdev->dev, "failed to request irq %d ", p->irqaction.irq); |
d5ed4c2e5 clocksource: Supe... |
233 234 |
return; } |
d5ed4c2e5 clocksource: Supe... |
235 |
} |
d1fcc0a8d clocksource: sh_m... |
236 237 |
static int sh_mtu2_register(struct sh_mtu2_priv *p, char *name, unsigned long clockevent_rating) |
d5ed4c2e5 clocksource: Supe... |
238 239 240 241 242 243 244 245 246 |
{ if (clockevent_rating) sh_mtu2_register_clockevent(p, name, clockevent_rating); return 0; } static int sh_mtu2_setup(struct sh_mtu2_priv *p, struct platform_device *pdev) { |
46a12f742 sh: Consolidate M... |
247 |
struct sh_timer_config *cfg = pdev->dev.platform_data; |
d5ed4c2e5 clocksource: Supe... |
248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 |
struct resource *res; int irq, ret; ret = -ENXIO; memset(p, 0, sizeof(*p)); p->pdev = pdev; if (!cfg) { dev_err(&p->pdev->dev, "missing platform data "); goto err0; } platform_set_drvdata(pdev, p); res = platform_get_resource(p->pdev, IORESOURCE_MEM, 0); if (!res) { dev_err(&p->pdev->dev, "failed to get I/O memory "); goto err0; } irq = platform_get_irq(p->pdev, 0); if (irq < 0) { dev_err(&p->pdev->dev, "failed to get irq "); goto err0; } /* map memory, let mapbase point to our channel */ p->mapbase = ioremap_nocache(res->start, resource_size(res)); if (p->mapbase == NULL) { |
214a607a4 clocksource: Use ... |
280 281 |
dev_err(&p->pdev->dev, "failed to remap I/O memory "); |
d5ed4c2e5 clocksource: Supe... |
282 283 284 285 |
goto err0; } /* setup data for setup_irq() (too early for request_irq()) */ |
214a607a4 clocksource: Use ... |
286 |
p->irqaction.name = dev_name(&p->pdev->dev); |
d5ed4c2e5 clocksource: Supe... |
287 288 289 |
p->irqaction.handler = sh_mtu2_interrupt; p->irqaction.dev_id = p; p->irqaction.irq = irq; |
fecf066c2 sh: Disable IRQ b... |
290 291 |
p->irqaction.flags = IRQF_DISABLED | IRQF_TIMER | \ IRQF_IRQPOLL | IRQF_NOBALANCING; |
d5ed4c2e5 clocksource: Supe... |
292 293 |
/* get hold of clock */ |
c2a25e819 clocksource: Depr... |
294 |
p->clk = clk_get(&p->pdev->dev, "mtu2_fck"); |
d5ed4c2e5 clocksource: Supe... |
295 |
if (IS_ERR(p->clk)) { |
03ff858c0 ARM: shmobile: re... |
296 297 298 299 |
dev_err(&p->pdev->dev, "cannot get clock "); ret = PTR_ERR(p->clk); goto err1; |
d5ed4c2e5 clocksource: Supe... |
300 |
} |
214a607a4 clocksource: Use ... |
301 302 |
return sh_mtu2_register(p, (char *)dev_name(&p->pdev->dev), cfg->clockevent_rating); |
d5ed4c2e5 clocksource: Supe... |
303 304 305 306 307 308 309 310 311 |
err1: iounmap(p->mapbase); err0: return ret; } static int __devinit sh_mtu2_probe(struct platform_device *pdev) { struct sh_mtu2_priv *p = platform_get_drvdata(pdev); |
d5ed4c2e5 clocksource: Supe... |
312 313 314 |
int ret; if (p) { |
214a607a4 clocksource: Use ... |
315 316 |
dev_info(&pdev->dev, "kept as earlytimer "); |
d5ed4c2e5 clocksource: Supe... |
317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 |
return 0; } p = kmalloc(sizeof(*p), GFP_KERNEL); if (p == NULL) { dev_err(&pdev->dev, "failed to allocate driver data "); return -ENOMEM; } ret = sh_mtu2_setup(p, pdev); if (ret) { kfree(p); platform_set_drvdata(pdev, NULL); } return ret; } static int __devexit sh_mtu2_remove(struct platform_device *pdev) { return -EBUSY; /* cannot unregister clockevent */ } static struct platform_driver sh_mtu2_device_driver = { .probe = sh_mtu2_probe, .remove = __devexit_p(sh_mtu2_remove), .driver = { .name = "sh_mtu2", } }; static int __init sh_mtu2_init(void) { return platform_driver_register(&sh_mtu2_device_driver); } static void __exit sh_mtu2_exit(void) { platform_driver_unregister(&sh_mtu2_device_driver); } early_platform_init("earlytimer", &sh_mtu2_device_driver); module_init(sh_mtu2_init); module_exit(sh_mtu2_exit); MODULE_AUTHOR("Magnus Damm"); MODULE_DESCRIPTION("SuperH MTU2 Timer Driver"); MODULE_LICENSE("GPL v2"); |