Blame view
arch/arm/mach-omap1/mcbsp.c
9.18 KB
44ec9a337
|
1 2 3 4 5 6 7 8 9 10 11 12 |
/* * linux/arch/arm/mach-omap1/mcbsp.c * * Copyright (C) 2008 Instituto Nokia de Tecnologia * Contact: Eduardo Valentin <eduardo.valentin@indt.org.br> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * Multichannel mode not supported. */ |
3cf32bba8
|
13 |
#include <linux/ioport.h> |
44ec9a337
|
14 15 16 17 18 19 |
#include <linux/module.h> #include <linux/init.h> #include <linux/clk.h> #include <linux/err.h> #include <linux/io.h> #include <linux/platform_device.h> |
5a0e3ad6a
|
20 |
#include <linux/slab.h> |
44ec9a337
|
21 |
|
dd7667aa7
|
22 |
#include <mach/irqs.h> |
ce491cf85
|
23 24 25 26 |
#include <plat/dma.h> #include <plat/mux.h> #include <plat/cpu.h> #include <plat/mcbsp.h> |
44ec9a337
|
27 28 29 |
#define DPS_RSTCT2_PER_EN (1 << 0) #define DSP_RSTCT2_WD_PER_EN (1 << 1) |
b820ce4e6
|
30 31 32 |
static int dsp_use; static struct clk *api_clk; static struct clk *dsp_clk; |
40246e000
|
33 |
static struct platform_device **omap_mcbsp_devices; |
44ec9a337
|
34 |
|
44ec9a337
|
35 36 37 38 39 40 |
static void omap1_mcbsp_request(unsigned int id) { /* * On 1510, 1610 and 1710, McBSP1 and McBSP3 * are DSP public peripherals. */ |
fd1ee3915
|
41 |
if (id == 0 || id == 2) { |
b820ce4e6
|
42 |
if (dsp_use++ == 0) { |
d53eb7379
|
43 44 |
api_clk = clk_get(NULL, "api_ck"); dsp_clk = clk_get(NULL, "dsp_ck"); |
b820ce4e6
|
45 46 47 |
if (!IS_ERR(api_clk) && !IS_ERR(dsp_clk)) { clk_enable(api_clk); clk_enable(dsp_clk); |
b820ce4e6
|
48 49 50 51 52 53 54 55 |
/* * DSP external peripheral reset * FIXME: This should be moved to dsp code */ __raw_writew(__raw_readw(DSP_RSTCT2) | DPS_RSTCT2_PER_EN | DSP_RSTCT2_WD_PER_EN, DSP_RSTCT2); } } |
44ec9a337
|
56 57 58 59 60 |
} } static void omap1_mcbsp_free(unsigned int id) { |
fd1ee3915
|
61 |
if (id == 0 || id == 2) { |
b820ce4e6
|
62 |
if (--dsp_use == 0) { |
b820ce4e6
|
63 64 65 66 67 68 69 70 71 72 |
if (!IS_ERR(api_clk)) { clk_disable(api_clk); clk_put(api_clk); } if (!IS_ERR(dsp_clk)) { clk_disable(dsp_clk); clk_put(dsp_clk); } } } |
44ec9a337
|
73 74 75 |
} static struct omap_mcbsp_ops omap1_mcbsp_ops = { |
44ec9a337
|
76 77 78 |
.request = omap1_mcbsp_request, .free = omap1_mcbsp_free, }; |
6e5741237
|
79 80 81 82 83 84 85 86 87 88 |
#define OMAP7XX_MCBSP1_BASE 0xfffb1000 #define OMAP7XX_MCBSP2_BASE 0xfffb1800 #define OMAP1510_MCBSP1_BASE 0xe1011800 #define OMAP1510_MCBSP2_BASE 0xfffb1000 #define OMAP1510_MCBSP3_BASE 0xe1017000 #define OMAP1610_MCBSP1_BASE 0xe1011800 #define OMAP1610_MCBSP2_BASE 0xfffb1000 #define OMAP1610_MCBSP3_BASE 0xe1017000 |
bf1cb7eb4
|
89 |
#if defined(CONFIG_ARCH_OMAP730) || defined(CONFIG_ARCH_OMAP850) |
3cf32bba8
|
90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 |
struct resource omap7xx_mcbsp_res[][6] = { { { .start = OMAP7XX_MCBSP1_BASE, .end = OMAP7XX_MCBSP1_BASE + SZ_256, .flags = IORESOURCE_MEM, }, { .name = "rx", .start = INT_7XX_McBSP1RX, .flags = IORESOURCE_IRQ, }, { .name = "tx", .start = INT_7XX_McBSP1TX, .flags = IORESOURCE_IRQ, }, { .name = "rx", .start = OMAP_DMA_MCBSP1_RX, .flags = IORESOURCE_DMA, }, { .name = "tx", .start = OMAP_DMA_MCBSP1_TX, .flags = IORESOURCE_DMA, }, }, { { .start = OMAP7XX_MCBSP2_BASE, .end = OMAP7XX_MCBSP2_BASE + SZ_256, .flags = IORESOURCE_MEM, }, { .name = "rx", .start = INT_7XX_McBSP2RX, .flags = IORESOURCE_IRQ, }, { .name = "tx", .start = INT_7XX_McBSP2TX, .flags = IORESOURCE_IRQ, }, { .name = "rx", .start = OMAP_DMA_MCBSP3_RX, .flags = IORESOURCE_DMA, }, { .name = "tx", .start = OMAP_DMA_MCBSP3_TX, .flags = IORESOURCE_DMA, }, }, }; |
e7916740b
|
146 |
#define omap7xx_mcbsp_res_0 omap7xx_mcbsp_res[0] |
7c0069264
|
147 |
static struct omap_mcbsp_platform_data omap7xx_mcbsp_pdata[] = { |
44ec9a337
|
148 |
{ |
44ec9a337
|
149 150 151 |
.ops = &omap1_mcbsp_ops, }, { |
44ec9a337
|
152 153 154 |
.ops = &omap1_mcbsp_ops, }, }; |
3cf32bba8
|
155 156 |
#define OMAP7XX_MCBSP_RES_SZ ARRAY_SIZE(omap7xx_mcbsp_res[1]) #define OMAP7XX_MCBSP_COUNT ARRAY_SIZE(omap7xx_mcbsp_res) |
44ec9a337
|
157 |
#else |
e7916740b
|
158 |
#define omap7xx_mcbsp_res_0 NULL |
7c0069264
|
159 |
#define omap7xx_mcbsp_pdata NULL |
3cf32bba8
|
160 161 |
#define OMAP7XX_MCBSP_RES_SZ 0 #define OMAP7XX_MCBSP_COUNT 0 |
44ec9a337
|
162 163 164 |
#endif #ifdef CONFIG_ARCH_OMAP15XX |
3cf32bba8
|
165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 |
struct resource omap15xx_mcbsp_res[][6] = { { { .start = OMAP1510_MCBSP1_BASE, .end = OMAP1510_MCBSP1_BASE + SZ_256, .flags = IORESOURCE_MEM, }, { .name = "rx", .start = INT_McBSP1RX, .flags = IORESOURCE_IRQ, }, { .name = "tx", .start = INT_McBSP1TX, .flags = IORESOURCE_IRQ, }, { .name = "rx", .start = OMAP_DMA_MCBSP1_RX, .flags = IORESOURCE_DMA, }, { .name = "tx", .start = OMAP_DMA_MCBSP1_TX, .flags = IORESOURCE_DMA, }, }, { { .start = OMAP1510_MCBSP2_BASE, .end = OMAP1510_MCBSP2_BASE + SZ_256, .flags = IORESOURCE_MEM, }, { .name = "rx", .start = INT_1510_SPI_RX, .flags = IORESOURCE_IRQ, }, { .name = "tx", .start = INT_1510_SPI_TX, .flags = IORESOURCE_IRQ, }, { .name = "rx", .start = OMAP_DMA_MCBSP2_RX, .flags = IORESOURCE_DMA, }, { .name = "tx", .start = OMAP_DMA_MCBSP2_TX, .flags = IORESOURCE_DMA, }, }, { { .start = OMAP1510_MCBSP3_BASE, .end = OMAP1510_MCBSP3_BASE + SZ_256, .flags = IORESOURCE_MEM, }, { .name = "rx", .start = INT_McBSP3RX, .flags = IORESOURCE_IRQ, }, { .name = "tx", .start = INT_McBSP3TX, .flags = IORESOURCE_IRQ, }, { .name = "rx", .start = OMAP_DMA_MCBSP3_RX, .flags = IORESOURCE_DMA, }, { .name = "tx", .start = OMAP_DMA_MCBSP3_TX, .flags = IORESOURCE_DMA, }, }, }; |
e7916740b
|
248 |
#define omap15xx_mcbsp_res_0 omap15xx_mcbsp_res[0] |
44ec9a337
|
249 250 |
static struct omap_mcbsp_platform_data omap15xx_mcbsp_pdata[] = { { |
44ec9a337
|
251 |
.ops = &omap1_mcbsp_ops, |
06151158f
|
252 |
}, |
44ec9a337
|
253 |
{ |
44ec9a337
|
254 255 256 |
.ops = &omap1_mcbsp_ops, }, { |
44ec9a337
|
257 |
.ops = &omap1_mcbsp_ops, |
44ec9a337
|
258 259 |
}, }; |
3cf32bba8
|
260 261 |
#define OMAP15XX_MCBSP_RES_SZ ARRAY_SIZE(omap15xx_mcbsp_res[1]) #define OMAP15XX_MCBSP_COUNT ARRAY_SIZE(omap15xx_mcbsp_res) |
44ec9a337
|
262 |
#else |
e7916740b
|
263 |
#define omap15xx_mcbsp_res_0 NULL |
44ec9a337
|
264 |
#define omap15xx_mcbsp_pdata NULL |
3cf32bba8
|
265 266 |
#define OMAP15XX_MCBSP_RES_SZ 0 #define OMAP15XX_MCBSP_COUNT 0 |
44ec9a337
|
267 268 269 |
#endif #ifdef CONFIG_ARCH_OMAP16XX |
3cf32bba8
|
270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 |
struct resource omap16xx_mcbsp_res[][6] = { { { .start = OMAP1610_MCBSP1_BASE, .end = OMAP1610_MCBSP1_BASE + SZ_256, .flags = IORESOURCE_MEM, }, { .name = "rx", .start = INT_McBSP1RX, .flags = IORESOURCE_IRQ, }, { .name = "tx", .start = INT_McBSP1TX, .flags = IORESOURCE_IRQ, }, { .name = "rx", .start = OMAP_DMA_MCBSP1_RX, .flags = IORESOURCE_DMA, }, { .name = "tx", .start = OMAP_DMA_MCBSP1_TX, .flags = IORESOURCE_DMA, }, }, { { .start = OMAP1610_MCBSP2_BASE, .end = OMAP1610_MCBSP2_BASE + SZ_256, .flags = IORESOURCE_MEM, }, { .name = "rx", .start = INT_1610_McBSP2_RX, .flags = IORESOURCE_IRQ, }, { .name = "tx", .start = INT_1610_McBSP2_TX, .flags = IORESOURCE_IRQ, }, { .name = "rx", .start = OMAP_DMA_MCBSP2_RX, .flags = IORESOURCE_DMA, }, { .name = "tx", .start = OMAP_DMA_MCBSP2_TX, .flags = IORESOURCE_DMA, }, }, { { .start = OMAP1610_MCBSP3_BASE, .end = OMAP1610_MCBSP3_BASE + SZ_256, .flags = IORESOURCE_MEM, }, { .name = "rx", .start = INT_McBSP3RX, .flags = IORESOURCE_IRQ, }, { .name = "tx", .start = INT_McBSP3TX, .flags = IORESOURCE_IRQ, }, { .name = "rx", .start = OMAP_DMA_MCBSP3_RX, .flags = IORESOURCE_DMA, }, { .name = "tx", .start = OMAP_DMA_MCBSP3_TX, .flags = IORESOURCE_DMA, }, }, }; |
e7916740b
|
353 |
#define omap16xx_mcbsp_res_0 omap16xx_mcbsp_res[0] |
44ec9a337
|
354 355 |
static struct omap_mcbsp_platform_data omap16xx_mcbsp_pdata[] = { { |
44ec9a337
|
356 |
.ops = &omap1_mcbsp_ops, |
44ec9a337
|
357 358 |
}, { |
44ec9a337
|
359 360 361 |
.ops = &omap1_mcbsp_ops, }, { |
44ec9a337
|
362 |
.ops = &omap1_mcbsp_ops, |
44ec9a337
|
363 364 |
}, }; |
3cf32bba8
|
365 366 |
#define OMAP16XX_MCBSP_RES_SZ ARRAY_SIZE(omap16xx_mcbsp_res[1]) #define OMAP16XX_MCBSP_COUNT ARRAY_SIZE(omap16xx_mcbsp_res) |
44ec9a337
|
367 |
#else |
e7916740b
|
368 |
#define omap16xx_mcbsp_res_0 NULL |
44ec9a337
|
369 |
#define omap16xx_mcbsp_pdata NULL |
3cf32bba8
|
370 371 |
#define OMAP16XX_MCBSP_RES_SZ 0 #define OMAP16XX_MCBSP_COUNT 0 |
44ec9a337
|
372 |
#endif |
40246e000
|
373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 |
static void omap_mcbsp_register_board_cfg(struct resource *res, int res_count, struct omap_mcbsp_platform_data *config, int size) { int i; omap_mcbsp_devices = kzalloc(size * sizeof(struct platform_device *), GFP_KERNEL); if (!omap_mcbsp_devices) { printk(KERN_ERR "Could not register McBSP devices "); return; } for (i = 0; i < size; i++) { struct platform_device *new_mcbsp; int ret; new_mcbsp = platform_device_alloc("omap-mcbsp", i + 1); if (!new_mcbsp) continue; platform_device_add_resources(new_mcbsp, &res[i * res_count], res_count); |
cdc71514a
|
395 396 |
config[i].reg_size = 2; config[i].reg_step = 2; |
40246e000
|
397 398 399 400 401 402 403 404 405 |
new_mcbsp->dev.platform_data = &config[i]; ret = platform_device_add(new_mcbsp); if (ret) { platform_device_put(new_mcbsp); continue; } omap_mcbsp_devices[i] = new_mcbsp; } } |
e6f168212
|
406 |
static int __init omap1_mcbsp_init(void) |
44ec9a337
|
407 |
{ |
7f9187c26
|
408 409 |
if (!cpu_class_is_omap1()) return -ENODEV; |
3cf32bba8
|
410 411 412 413 414 415 |
if (cpu_is_omap7xx()) omap_mcbsp_count = OMAP7XX_MCBSP_COUNT; else if (cpu_is_omap15xx()) omap_mcbsp_count = OMAP15XX_MCBSP_COUNT; else if (cpu_is_omap16xx()) omap_mcbsp_count = OMAP16XX_MCBSP_COUNT; |
b4b58f583
|
416 417 418 419 420 |
mcbsp_ptr = kzalloc(omap_mcbsp_count * sizeof(struct omap_mcbsp *), GFP_KERNEL); if (!mcbsp_ptr) return -ENOMEM; |
bf1cb7eb4
|
421 |
if (cpu_is_omap7xx()) |
e7916740b
|
422 |
omap_mcbsp_register_board_cfg(omap7xx_mcbsp_res_0, |
3cf32bba8
|
423 424 425 |
OMAP7XX_MCBSP_RES_SZ, omap7xx_mcbsp_pdata, OMAP7XX_MCBSP_COUNT); |
44ec9a337
|
426 427 |
if (cpu_is_omap15xx()) |
e7916740b
|
428 |
omap_mcbsp_register_board_cfg(omap15xx_mcbsp_res_0, |
3cf32bba8
|
429 430 431 |
OMAP15XX_MCBSP_RES_SZ, omap15xx_mcbsp_pdata, OMAP15XX_MCBSP_COUNT); |
44ec9a337
|
432 433 |
if (cpu_is_omap16xx()) |
e7916740b
|
434 |
omap_mcbsp_register_board_cfg(omap16xx_mcbsp_res_0, |
3cf32bba8
|
435 436 437 |
OMAP16XX_MCBSP_RES_SZ, omap16xx_mcbsp_pdata, OMAP16XX_MCBSP_COUNT); |
44ec9a337
|
438 439 440 441 442 |
return omap_mcbsp_init(); } arch_initcall(omap1_mcbsp_init); |