Eric Lee / smarc-fsl-linux-kernel

Blame view

arch/blackfin/mach-bf538/dma.c 2.97 KB
edit raw normal view history
dc26aec25   Michael Hennerich   Blackfin arch: BF... 
1
 
  /*
96f1050d3   Robin Getz   Blackfin: mass cl... 
2
 
   * the simple DMA Implementation for Blackfin
dc26aec25   Michael Hennerich   Blackfin arch: BF... 
3
 
   *
96f1050d3   Robin Getz   Blackfin: mass cl... 
4
 
   * Copyright 2008 Analog Devices Inc.
dc26aec25   Michael Hennerich   Blackfin arch: BF... 
5
 
   *
96f1050d3   Robin Getz   Blackfin: mass cl... 
6
 
   * Licensed under the GPL-2 or later.
dc26aec25   Michael Hennerich   Blackfin arch: BF... 
7
 
   */
96f1050d3   Robin Getz   Blackfin: mass cl... 
8
 








dc26aec25
 
 Michael Hennerich
 
Blackfin arch: BF...




9
10
11
12




  #include <linux/module.h>
  
  #include <asm/blackfin.h>
  #include <asm/dma.h>









5e3bcf30d
 
 Mike Frysinger
 
Blackfin: dma: co...




13




  struct dma_register * const dma_io_base_addr[MAX_DMA_CHANNELS] = {









dc26aec25
 
 Michael Hennerich
 
Blackfin arch: BF...




14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33




  	(struct dma_register *) DMA0_NEXT_DESC_PTR,
  	(struct dma_register *) DMA1_NEXT_DESC_PTR,
  	(struct dma_register *) DMA2_NEXT_DESC_PTR,
  	(struct dma_register *) DMA3_NEXT_DESC_PTR,
  	(struct dma_register *) DMA4_NEXT_DESC_PTR,
  	(struct dma_register *) DMA5_NEXT_DESC_PTR,
  	(struct dma_register *) DMA6_NEXT_DESC_PTR,
  	(struct dma_register *) DMA7_NEXT_DESC_PTR,
  	(struct dma_register *) DMA8_NEXT_DESC_PTR,
  	(struct dma_register *) DMA9_NEXT_DESC_PTR,
  	(struct dma_register *) DMA10_NEXT_DESC_PTR,
  	(struct dma_register *) DMA11_NEXT_DESC_PTR,
  	(struct dma_register *) DMA12_NEXT_DESC_PTR,
  	(struct dma_register *) DMA13_NEXT_DESC_PTR,
  	(struct dma_register *) DMA14_NEXT_DESC_PTR,
  	(struct dma_register *) DMA15_NEXT_DESC_PTR,
  	(struct dma_register *) DMA16_NEXT_DESC_PTR,
  	(struct dma_register *) DMA17_NEXT_DESC_PTR,
  	(struct dma_register *) DMA18_NEXT_DESC_PTR,
  	(struct dma_register *) DMA19_NEXT_DESC_PTR,









9346dba55
 
 Mike Frysinger
 
Blackfin: standar...




34
35
36
37
38
39
40
41




  	(struct dma_register *) MDMA_D0_NEXT_DESC_PTR,
  	(struct dma_register *) MDMA_S0_NEXT_DESC_PTR,
  	(struct dma_register *) MDMA_D1_NEXT_DESC_PTR,
  	(struct dma_register *) MDMA_S1_NEXT_DESC_PTR,
  	(struct dma_register *) MDMA_D2_NEXT_DESC_PTR,
  	(struct dma_register *) MDMA_S2_NEXT_DESC_PTR,
  	(struct dma_register *) MDMA_D3_NEXT_DESC_PTR,
  	(struct dma_register *) MDMA_S3_NEXT_DESC_PTR,









dc26aec25
 
 Michael Hennerich
 
Blackfin arch: BF...




42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140




  };
  EXPORT_SYMBOL(dma_io_base_addr);
  
  int channel2irq(unsigned int channel)
  {
  	int ret_irq = -1;
  
  	switch (channel) {
  	case CH_PPI:
  		ret_irq = IRQ_PPI;
  		break;
  
  	case CH_UART0_RX:
  		ret_irq = IRQ_UART0_RX;
  		break;
  
  	case CH_UART0_TX:
  		ret_irq = IRQ_UART0_TX;
  		break;
  
  	case CH_UART1_RX:
  		ret_irq = IRQ_UART1_RX;
  		break;
  
  	case CH_UART1_TX:
  		ret_irq = IRQ_UART1_TX;
  		break;
  
  	case CH_UART2_RX:
  		ret_irq = IRQ_UART2_RX;
  		break;
  
  	case CH_UART2_TX:
  		ret_irq = IRQ_UART2_TX;
  		break;
  
  	case CH_SPORT0_RX:
  		ret_irq = IRQ_SPORT0_RX;
  		break;
  
  	case CH_SPORT0_TX:
  		ret_irq = IRQ_SPORT0_TX;
  		break;
  
  	case CH_SPORT1_RX:
  		ret_irq = IRQ_SPORT1_RX;
  		break;
  
  	case CH_SPORT1_TX:
  		ret_irq = IRQ_SPORT1_TX;
  		break;
  
  	case CH_SPORT2_RX:
  		ret_irq = IRQ_SPORT2_RX;
  		break;
  
  	case CH_SPORT2_TX:
  		ret_irq = IRQ_SPORT2_TX;
  		break;
  
  	case CH_SPORT3_RX:
  		ret_irq = IRQ_SPORT3_RX;
  		break;
  
  	case CH_SPORT3_TX:
  		ret_irq = IRQ_SPORT3_TX;
  		break;
  
  	case CH_SPI0:
  		ret_irq = IRQ_SPI0;
  		break;
  
  	case CH_SPI1:
  		ret_irq = IRQ_SPI1;
  		break;
  
  	case CH_SPI2:
  		ret_irq = IRQ_SPI2;
  		break;
  
  	case CH_MEM_STREAM0_SRC:
  	case CH_MEM_STREAM0_DEST:
  		ret_irq = IRQ_MEM0_DMA0;
  		break;
  	case CH_MEM_STREAM1_SRC:
  	case CH_MEM_STREAM1_DEST:
  		ret_irq = IRQ_MEM0_DMA1;
  		break;
  	case CH_MEM_STREAM2_SRC:
  	case CH_MEM_STREAM2_DEST:
  		ret_irq = IRQ_MEM1_DMA0;
  		break;
  	case CH_MEM_STREAM3_SRC:
  	case CH_MEM_STREAM3_DEST:
  		ret_irq = IRQ_MEM1_DMA1;
  		break;
  	}
  	return ret_irq;
  }