Blame view
drivers/regulator/lp3972.c
14.4 KB
d2912cb15
|
1 |
// SPDX-License-Identifier: GPL-2.0-only |
5976f0959
|
2 3 4 5 |
/* * Regulator driver for National Semiconductors LP3972 PMIC chip * * Based on lp3971.c |
5976f0959
|
6 7 8 9 10 |
*/ #include <linux/bug.h> #include <linux/err.h> #include <linux/i2c.h> |
65602c32e
|
11 |
#include <linux/module.h> |
5976f0959
|
12 13 14 15 16 17 18 19 20 |
#include <linux/kernel.h> #include <linux/regulator/driver.h> #include <linux/regulator/lp3972.h> #include <linux/slab.h> struct lp3972 { struct device *dev; struct mutex io_lock; struct i2c_client *i2c; |
5976f0959
|
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 |
}; /* LP3972 Control Registers */ #define LP3972_SCR_REG 0x07 #define LP3972_OVER1_REG 0x10 #define LP3972_OVSR1_REG 0x11 #define LP3972_OVER2_REG 0x12 #define LP3972_OVSR2_REG 0x13 #define LP3972_VCC1_REG 0x20 #define LP3972_ADTV1_REG 0x23 #define LP3972_ADTV2_REG 0x24 #define LP3972_AVRC_REG 0x25 #define LP3972_CDTC1_REG 0x26 #define LP3972_CDTC2_REG 0x27 #define LP3972_SDTV1_REG 0x29 #define LP3972_SDTV2_REG 0x2A #define LP3972_MDTV1_REG 0x32 #define LP3972_MDTV2_REG 0x33 #define LP3972_L2VCR_REG 0x39 #define LP3972_L34VCR_REG 0x3A #define LP3972_SCR1_REG 0x80 #define LP3972_SCR2_REG 0x81 #define LP3972_OEN3_REG 0x82 #define LP3972_OSR3_REG 0x83 #define LP3972_LOER4_REG 0x84 #define LP3972_B2TV_REG 0x85 #define LP3972_B3TV_REG 0x86 #define LP3972_B32RC_REG 0x87 #define LP3972_ISRA_REG 0x88 #define LP3972_BCCR_REG 0x89 #define LP3972_II1RR_REG 0x8E #define LP3972_II2RR_REG 0x8F #define LP3972_SYS_CONTROL1_REG LP3972_SCR1_REG /* System control register 1 initial value, * bits 5, 6 and 7 are EPROM programmable */ #define SYS_CONTROL1_INIT_VAL 0x02 #define SYS_CONTROL1_INIT_MASK 0x1F #define LP3972_VOL_CHANGE_REG LP3972_VCC1_REG #define LP3972_VOL_CHANGE_FLAG_GO 0x01 #define LP3972_VOL_CHANGE_FLAG_MASK 0x03 /* LDO output enable mask */ #define LP3972_OEN3_L1EN BIT(0) #define LP3972_OVER2_LDO2_EN BIT(2) #define LP3972_OVER2_LDO3_EN BIT(3) #define LP3972_OVER2_LDO4_EN BIT(4) #define LP3972_OVER1_S_EN BIT(2) |
4f73ccad5
|
70 71 72 |
static const unsigned int ldo1_voltage_map[] = { 1700000, 1725000, 1750000, 1775000, 1800000, 1825000, 1850000, 1875000, 1900000, 1925000, 1950000, 1975000, 2000000, |
5976f0959
|
73 |
}; |
4f73ccad5
|
74 75 76 |
static const unsigned int ldo23_voltage_map[] = { 1800000, 1900000, 2000000, 2100000, 2200000, 2300000, 2400000, 2500000, 2600000, 2700000, 2800000, 2900000, 3000000, 3100000, 3200000, 3300000, |
5976f0959
|
77 |
}; |
4f73ccad5
|
78 79 80 |
static const unsigned int ldo4_voltage_map[] = { 1000000, 1050000, 1100000, 1150000, 1200000, 1250000, 1300000, 1350000, 1400000, 1500000, 1800000, 1900000, 2500000, 2800000, 3000000, 3300000, |
5976f0959
|
81 |
}; |
4f73ccad5
|
82 83 84 85 86 |
static const unsigned int ldo5_voltage_map[] = { 0, 0, 0, 0, 0, 850000, 875000, 900000, 925000, 950000, 975000, 1000000, 1025000, 1050000, 1075000, 1100000, 1125000, 1150000, 1175000, 1200000, 1225000, 1250000, 1275000, 1300000, 1325000, 1350000, 1375000, 1400000, 1425000, 1450000, 1475000, 1500000, |
5976f0959
|
87 |
}; |
4f73ccad5
|
88 89 90 91 92 |
static const unsigned int buck1_voltage_map[] = { 725000, 750000, 775000, 800000, 825000, 850000, 875000, 900000, 925000, 950000, 975000, 1000000, 1025000, 1050000, 1075000, 1100000, 1125000, 1150000, 1175000, 1200000, 1225000, 1250000, 1275000, 1300000, 1325000, 1350000, 1375000, 1400000, 1425000, 1450000, 1475000, 1500000, |
5976f0959
|
93 |
}; |
4f73ccad5
|
94 95 96 97 98 |
static const unsigned int buck23_voltage_map[] = { 0, 800000, 850000, 900000, 950000, 1000000, 1050000, 1100000, 1150000, 1200000, 1250000, 1300000, 1350000, 1400000, 1450000, 1500000, 1550000, 1600000, 1650000, 1700000, 1800000, 1900000, 2500000, 2800000, 3000000, 3300000, |
5976f0959
|
99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 |
}; static const int ldo_output_enable_mask[] = { LP3972_OEN3_L1EN, LP3972_OVER2_LDO2_EN, LP3972_OVER2_LDO3_EN, LP3972_OVER2_LDO4_EN, LP3972_OVER1_S_EN, }; static const int ldo_output_enable_addr[] = { LP3972_OEN3_REG, LP3972_OVER2_REG, LP3972_OVER2_REG, LP3972_OVER2_REG, LP3972_OVER1_REG, }; static const int ldo_vol_ctl_addr[] = { LP3972_MDTV1_REG, LP3972_L2VCR_REG, LP3972_L34VCR_REG, LP3972_L34VCR_REG, LP3972_SDTV1_REG, }; static const int buck_vol_enable_addr[] = { LP3972_OVER1_REG, LP3972_OEN3_REG, LP3972_OEN3_REG, }; static const int buck_base_addr[] = { LP3972_ADTV1_REG, LP3972_B2TV_REG, LP3972_B3TV_REG, }; |
5976f0959
|
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 |
#define LP3972_LDO_OUTPUT_ENABLE_MASK(x) (ldo_output_enable_mask[x]) #define LP3972_LDO_OUTPUT_ENABLE_REG(x) (ldo_output_enable_addr[x]) /* LDO voltage control registers shift: LP3972_LDO1 -> 0, LP3972_LDO2 -> 4 LP3972_LDO3 -> 0, LP3972_LDO4 -> 4 LP3972_LDO5 -> 0 */ #define LP3972_LDO_VOL_CONTR_SHIFT(x) (((x) & 1) << 2) #define LP3972_LDO_VOL_CONTR_REG(x) (ldo_vol_ctl_addr[x]) #define LP3972_LDO_VOL_CHANGE_SHIFT(x) ((x) ? 4 : 6) #define LP3972_LDO_VOL_MASK(x) (((x) % 4) ? 0x0f : 0x1f) #define LP3972_LDO_VOL_MIN_IDX(x) (((x) == 4) ? 0x05 : 0x00) #define LP3972_LDO_VOL_MAX_IDX(x) ((x) ? (((x) == 4) ? 0x1f : 0x0f) : 0x0c) |
5976f0959
|
151 152 153 |
#define LP3972_BUCK_VOL_ENABLE_REG(x) (buck_vol_enable_addr[x]) #define LP3972_BUCK_VOL1_REG(x) (buck_base_addr[x]) #define LP3972_BUCK_VOL_MASK 0x1f |
5976f0959
|
154 155 156 157 158 159 160 161 162 163 |
static int lp3972_i2c_read(struct i2c_client *i2c, char reg, int count, u16 *dest) { int ret; if (count != 1) return -EIO; ret = i2c_smbus_read_byte_data(i2c, reg); if (ret < 0) |
993af7c04
|
164 |
return ret; |
5976f0959
|
165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 |
*dest = ret; return 0; } static int lp3972_i2c_write(struct i2c_client *i2c, char reg, int count, const u16 *src) { if (count != 1) return -EIO; return i2c_smbus_write_byte_data(i2c, reg, *src); } static u8 lp3972_reg_read(struct lp3972 *lp3972, u8 reg) { u16 val = 0; mutex_lock(&lp3972->io_lock); lp3972_i2c_read(lp3972->i2c, reg, 1, &val); dev_dbg(lp3972->dev, "reg read 0x%02x -> 0x%02x ", (int)reg, |
993af7c04
|
188 |
(unsigned)val & 0xff); |
5976f0959
|
189 190 191 192 193 194 195 196 197 198 199 200 201 202 |
mutex_unlock(&lp3972->io_lock); return val & 0xff; } static int lp3972_set_bits(struct lp3972 *lp3972, u8 reg, u16 mask, u16 val) { u16 tmp; int ret; mutex_lock(&lp3972->io_lock); ret = lp3972_i2c_read(lp3972->i2c, reg, 1, &tmp); |
5976f0959
|
203 |
if (ret == 0) { |
7cb7348f7
|
204 |
tmp = (tmp & ~mask) | val; |
5976f0959
|
205 206 207 |
ret = lp3972_i2c_write(lp3972->i2c, reg, 1, &tmp); dev_dbg(lp3972->dev, "reg write 0x%02x -> 0x%02x ", (int)reg, |
993af7c04
|
208 |
(unsigned)val & 0xff); |
5976f0959
|
209 210 211 212 213 |
} mutex_unlock(&lp3972->io_lock); return ret; } |
5976f0959
|
214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 |
static int lp3972_ldo_is_enabled(struct regulator_dev *dev) { struct lp3972 *lp3972 = rdev_get_drvdata(dev); int ldo = rdev_get_id(dev) - LP3972_LDO1; u16 mask = LP3972_LDO_OUTPUT_ENABLE_MASK(ldo); u16 val; val = lp3972_reg_read(lp3972, LP3972_LDO_OUTPUT_ENABLE_REG(ldo)); return !!(val & mask); } static int lp3972_ldo_enable(struct regulator_dev *dev) { struct lp3972 *lp3972 = rdev_get_drvdata(dev); int ldo = rdev_get_id(dev) - LP3972_LDO1; u16 mask = LP3972_LDO_OUTPUT_ENABLE_MASK(ldo); return lp3972_set_bits(lp3972, LP3972_LDO_OUTPUT_ENABLE_REG(ldo), mask, mask); } static int lp3972_ldo_disable(struct regulator_dev *dev) { struct lp3972 *lp3972 = rdev_get_drvdata(dev); int ldo = rdev_get_id(dev) - LP3972_LDO1; u16 mask = LP3972_LDO_OUTPUT_ENABLE_MASK(ldo); return lp3972_set_bits(lp3972, LP3972_LDO_OUTPUT_ENABLE_REG(ldo), mask, 0); } |
c8c14a393
|
244 |
static int lp3972_ldo_get_voltage_sel(struct regulator_dev *dev) |
5976f0959
|
245 246 247 248 249 250 251 252 |
{ struct lp3972 *lp3972 = rdev_get_drvdata(dev); int ldo = rdev_get_id(dev) - LP3972_LDO1; u16 mask = LP3972_LDO_VOL_MASK(ldo); u16 val, reg; reg = lp3972_reg_read(lp3972, LP3972_LDO_VOL_CONTR_REG(ldo)); val = (reg >> LP3972_LDO_VOL_CONTR_SHIFT(ldo)) & mask; |
c8c14a393
|
253 |
return val; |
5976f0959
|
254 |
} |
24c896f54
|
255 256 |
static int lp3972_ldo_set_voltage_sel(struct regulator_dev *dev, unsigned int selector) |
5976f0959
|
257 258 259 |
{ struct lp3972 *lp3972 = rdev_get_drvdata(dev); int ldo = rdev_get_id(dev) - LP3972_LDO1; |
5976f0959
|
260 |
int shift, ret; |
5976f0959
|
261 262 |
shift = LP3972_LDO_VOL_CONTR_SHIFT(ldo); ret = lp3972_set_bits(lp3972, LP3972_LDO_VOL_CONTR_REG(ldo), |
24c896f54
|
263 |
LP3972_LDO_VOL_MASK(ldo) << shift, selector << shift); |
5976f0959
|
264 265 266 |
if (ret) return ret; |
993af7c04
|
267 268 269 270 271 272 273 |
/* * LDO1 and LDO5 support voltage control by either target voltage1 * or target voltage2 register. * We use target voltage1 register for LDO1 and LDO5 in this driver. * We need to update voltage change control register(0x20) to enable * LDO1 and LDO5 to change to their programmed target values. */ |
5976f0959
|
274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 |
switch (ldo) { case LP3972_LDO1: case LP3972_LDO5: shift = LP3972_LDO_VOL_CHANGE_SHIFT(ldo); ret = lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG, LP3972_VOL_CHANGE_FLAG_MASK << shift, LP3972_VOL_CHANGE_FLAG_GO << shift); if (ret) return ret; ret = lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG, LP3972_VOL_CHANGE_FLAG_MASK << shift, 0); break; } return ret; } |
f75b4c5df
|
291 |
static const struct regulator_ops lp3972_ldo_ops = { |
4f73ccad5
|
292 |
.list_voltage = regulator_list_voltage_table, |
b50003b69
|
293 |
.map_voltage = regulator_map_voltage_ascend, |
5976f0959
|
294 295 296 |
.is_enabled = lp3972_ldo_is_enabled, .enable = lp3972_ldo_enable, .disable = lp3972_ldo_disable, |
c8c14a393
|
297 |
.get_voltage_sel = lp3972_ldo_get_voltage_sel, |
24c896f54
|
298 |
.set_voltage_sel = lp3972_ldo_set_voltage_sel, |
5976f0959
|
299 |
}; |
5976f0959
|
300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 |
static int lp3972_dcdc_is_enabled(struct regulator_dev *dev) { struct lp3972 *lp3972 = rdev_get_drvdata(dev); int buck = rdev_get_id(dev) - LP3972_DCDC1; u16 mask = 1 << (buck * 2); u16 val; val = lp3972_reg_read(lp3972, LP3972_BUCK_VOL_ENABLE_REG(buck)); return !!(val & mask); } static int lp3972_dcdc_enable(struct regulator_dev *dev) { struct lp3972 *lp3972 = rdev_get_drvdata(dev); int buck = rdev_get_id(dev) - LP3972_DCDC1; u16 mask = 1 << (buck * 2); u16 val; val = lp3972_set_bits(lp3972, LP3972_BUCK_VOL_ENABLE_REG(buck), mask, mask); return val; } static int lp3972_dcdc_disable(struct regulator_dev *dev) { struct lp3972 *lp3972 = rdev_get_drvdata(dev); int buck = rdev_get_id(dev) - LP3972_DCDC1; u16 mask = 1 << (buck * 2); u16 val; val = lp3972_set_bits(lp3972, LP3972_BUCK_VOL_ENABLE_REG(buck), mask, 0); return val; } |
c8c14a393
|
334 |
static int lp3972_dcdc_get_voltage_sel(struct regulator_dev *dev) |
5976f0959
|
335 336 337 338 |
{ struct lp3972 *lp3972 = rdev_get_drvdata(dev); int buck = rdev_get_id(dev) - LP3972_DCDC1; u16 reg; |
5976f0959
|
339 340 341 |
reg = lp3972_reg_read(lp3972, LP3972_BUCK_VOL1_REG(buck)); reg &= LP3972_BUCK_VOL_MASK; |
5976f0959
|
342 |
|
c8c14a393
|
343 |
return reg; |
5976f0959
|
344 |
} |
24c896f54
|
345 346 |
static int lp3972_dcdc_set_voltage_sel(struct regulator_dev *dev, unsigned int selector) |
5976f0959
|
347 348 349 |
{ struct lp3972 *lp3972 = rdev_get_drvdata(dev); int buck = rdev_get_id(dev) - LP3972_DCDC1; |
5976f0959
|
350 |
int ret; |
5976f0959
|
351 |
ret = lp3972_set_bits(lp3972, LP3972_BUCK_VOL1_REG(buck), |
24c896f54
|
352 |
LP3972_BUCK_VOL_MASK, selector); |
5976f0959
|
353 354 355 356 357 358 359 360 361 362 363 364 365 366 |
if (ret) return ret; if (buck != 0) return ret; ret = lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG, LP3972_VOL_CHANGE_FLAG_MASK, LP3972_VOL_CHANGE_FLAG_GO); if (ret) return ret; return lp3972_set_bits(lp3972, LP3972_VOL_CHANGE_REG, LP3972_VOL_CHANGE_FLAG_MASK, 0); } |
f75b4c5df
|
367 |
static const struct regulator_ops lp3972_dcdc_ops = { |
4f73ccad5
|
368 |
.list_voltage = regulator_list_voltage_table, |
b50003b69
|
369 |
.map_voltage = regulator_map_voltage_ascend, |
5976f0959
|
370 371 372 |
.is_enabled = lp3972_dcdc_is_enabled, .enable = lp3972_dcdc_enable, .disable = lp3972_dcdc_disable, |
c8c14a393
|
373 |
.get_voltage_sel = lp3972_dcdc_get_voltage_sel, |
24c896f54
|
374 |
.set_voltage_sel = lp3972_dcdc_set_voltage_sel, |
5976f0959
|
375 |
}; |
1bdcf1105
|
376 |
static const struct regulator_desc regulators[] = { |
5976f0959
|
377 378 379 380 381 |
{ .name = "LDO1", .id = LP3972_LDO1, .ops = &lp3972_ldo_ops, .n_voltages = ARRAY_SIZE(ldo1_voltage_map), |
4f73ccad5
|
382 |
.volt_table = ldo1_voltage_map, |
5976f0959
|
383 384 385 386 387 388 389 390 |
.type = REGULATOR_VOLTAGE, .owner = THIS_MODULE, }, { .name = "LDO2", .id = LP3972_LDO2, .ops = &lp3972_ldo_ops, .n_voltages = ARRAY_SIZE(ldo23_voltage_map), |
4f73ccad5
|
391 |
.volt_table = ldo23_voltage_map, |
5976f0959
|
392 393 394 395 396 397 398 399 |
.type = REGULATOR_VOLTAGE, .owner = THIS_MODULE, }, { .name = "LDO3", .id = LP3972_LDO3, .ops = &lp3972_ldo_ops, .n_voltages = ARRAY_SIZE(ldo23_voltage_map), |
4f73ccad5
|
400 |
.volt_table = ldo23_voltage_map, |
5976f0959
|
401 402 403 404 405 406 407 408 |
.type = REGULATOR_VOLTAGE, .owner = THIS_MODULE, }, { .name = "LDO4", .id = LP3972_LDO4, .ops = &lp3972_ldo_ops, .n_voltages = ARRAY_SIZE(ldo4_voltage_map), |
4f73ccad5
|
409 |
.volt_table = ldo4_voltage_map, |
5976f0959
|
410 411 412 413 414 415 416 417 |
.type = REGULATOR_VOLTAGE, .owner = THIS_MODULE, }, { .name = "LDO5", .id = LP3972_LDO5, .ops = &lp3972_ldo_ops, .n_voltages = ARRAY_SIZE(ldo5_voltage_map), |
4f73ccad5
|
418 |
.volt_table = ldo5_voltage_map, |
5976f0959
|
419 420 421 422 423 424 425 426 |
.type = REGULATOR_VOLTAGE, .owner = THIS_MODULE, }, { .name = "DCDC1", .id = LP3972_DCDC1, .ops = &lp3972_dcdc_ops, .n_voltages = ARRAY_SIZE(buck1_voltage_map), |
4f73ccad5
|
427 |
.volt_table = buck1_voltage_map, |
5976f0959
|
428 429 430 431 432 433 434 435 |
.type = REGULATOR_VOLTAGE, .owner = THIS_MODULE, }, { .name = "DCDC2", .id = LP3972_DCDC2, .ops = &lp3972_dcdc_ops, .n_voltages = ARRAY_SIZE(buck23_voltage_map), |
4f73ccad5
|
436 |
.volt_table = buck23_voltage_map, |
5976f0959
|
437 438 439 440 441 442 443 444 |
.type = REGULATOR_VOLTAGE, .owner = THIS_MODULE, }, { .name = "DCDC3", .id = LP3972_DCDC3, .ops = &lp3972_dcdc_ops, .n_voltages = ARRAY_SIZE(buck23_voltage_map), |
4f73ccad5
|
445 |
.volt_table = buck23_voltage_map, |
5976f0959
|
446 447 448 449 |
.type = REGULATOR_VOLTAGE, .owner = THIS_MODULE, }, }; |
a5023574d
|
450 |
static int setup_regulators(struct lp3972 *lp3972, |
5976f0959
|
451 452 453 |
struct lp3972_platform_data *pdata) { int i, err; |
5976f0959
|
454 455 456 |
/* Instantiate the regulators */ for (i = 0; i < pdata->num_regulators; i++) { struct lp3972_regulator_subdev *reg = &pdata->regulators[i]; |
c172708d3
|
457 |
struct regulator_config config = { }; |
93227c801
|
458 |
struct regulator_dev *rdev; |
c172708d3
|
459 460 461 462 |
config.dev = lp3972->dev; config.init_data = reg->initdata; config.driver_data = lp3972; |
5976f0959
|
463 |
|
93227c801
|
464 465 466 467 |
rdev = devm_regulator_register(lp3972->dev, ®ulators[reg->id], &config); if (IS_ERR(rdev)) { err = PTR_ERR(rdev); |
5976f0959
|
468 469 470 |
dev_err(lp3972->dev, "regulator init failed: %d ", err); |
93227c801
|
471 |
return err; |
5976f0959
|
472 473 474 475 |
} } return 0; |
5976f0959
|
476 |
} |
a5023574d
|
477 |
static int lp3972_i2c_probe(struct i2c_client *i2c, |
5976f0959
|
478 479 480 |
const struct i2c_device_id *id) { struct lp3972 *lp3972; |
dff91d0b7
|
481 |
struct lp3972_platform_data *pdata = dev_get_platdata(&i2c->dev); |
5976f0959
|
482 483 484 485 486 487 488 489 |
int ret; u16 val; if (!pdata) { dev_dbg(&i2c->dev, "No platform init data supplied "); return -ENODEV; } |
2af0af673
|
490 |
lp3972 = devm_kzalloc(&i2c->dev, sizeof(struct lp3972), GFP_KERNEL); |
5976f0959
|
491 492 493 494 495 496 497 498 499 500 |
if (!lp3972) return -ENOMEM; lp3972->i2c = i2c; lp3972->dev = &i2c->dev; mutex_init(&lp3972->io_lock); /* Detect LP3972 */ ret = lp3972_i2c_read(i2c, LP3972_SYS_CONTROL1_REG, 1, &val); |
993af7c04
|
501 502 |
if (ret == 0 && (val & SYS_CONTROL1_INIT_MASK) != SYS_CONTROL1_INIT_VAL) { |
5976f0959
|
503 |
ret = -ENODEV; |
993af7c04
|
504 505 506 |
dev_err(&i2c->dev, "chip reported: val = 0x%x ", val); } |
5976f0959
|
507 |
if (ret < 0) { |
993af7c04
|
508 509 |
dev_err(&i2c->dev, "failed to detect device. ret = %d ", ret); |
2af0af673
|
510 |
return ret; |
5976f0959
|
511 512 513 514 |
} ret = setup_regulators(lp3972, pdata); if (ret < 0) |
2af0af673
|
515 |
return ret; |
5976f0959
|
516 517 518 |
i2c_set_clientdata(i2c, lp3972); return 0; |
5976f0959
|
519 |
} |
5976f0959
|
520 521 522 523 524 525 526 527 528 |
static const struct i2c_device_id lp3972_i2c_id[] = { { "lp3972", 0 }, { } }; MODULE_DEVICE_TABLE(i2c, lp3972_i2c_id); static struct i2c_driver lp3972_i2c_driver = { .driver = { .name = "lp3972", |
5976f0959
|
529 530 |
}, .probe = lp3972_i2c_probe, |
5976f0959
|
531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 |
.id_table = lp3972_i2c_id, }; static int __init lp3972_module_init(void) { return i2c_add_driver(&lp3972_i2c_driver); } subsys_initcall(lp3972_module_init); static void __exit lp3972_module_exit(void) { i2c_del_driver(&lp3972_i2c_driver); } module_exit(lp3972_module_exit); MODULE_LICENSE("GPL"); MODULE_AUTHOR("Axel Lin <axel.lin@gmail.com>"); MODULE_DESCRIPTION("LP3972 PMIC driver"); |