Blame view
drivers/watchdog/rdc321x_wdt.c
6.55 KB
74ba9207e
|
1 |
// SPDX-License-Identifier: GPL-2.0-or-later |
b3e8f2c13
|
2 3 4 |
/* * RDC321x watchdog driver * |
842102f35
|
5 |
* Copyright (C) 2007-2010 Florian Fainelli <florian@openwrt.org> |
b3e8f2c13
|
6 7 |
* * This driver is highly inspired from the cpu5_wdt driver |
b3e8f2c13
|
8 9 10 11 12 13 14 15 |
*/ #include <linux/module.h> #include <linux/moduleparam.h> #include <linux/types.h> #include <linux/errno.h> #include <linux/miscdevice.h> #include <linux/fs.h> |
b3e8f2c13
|
16 17 18 19 20 21 22 23 |
#include <linux/ioport.h> #include <linux/timer.h> #include <linux/completion.h> #include <linux/jiffies.h> #include <linux/platform_device.h> #include <linux/watchdog.h> #include <linux/io.h> #include <linux/uaccess.h> |
842102f35
|
24 |
#include <linux/mfd/rdc321x.h> |
b3e8f2c13
|
25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 |
#define RDC_WDT_MASK 0x80000000 /* Mask */ #define RDC_WDT_EN 0x00800000 /* Enable bit */ #define RDC_WDT_WTI 0x00200000 /* Generate CPU reset/NMI/WDT on timeout */ #define RDC_WDT_RST 0x00100000 /* Reset bit */ #define RDC_WDT_WIF 0x00040000 /* WDT IRQ Flag */ #define RDC_WDT_IRT 0x00000100 /* IRQ Routing table */ #define RDC_WDT_CNT 0x00000001 /* WDT count */ #define RDC_CLS_TMR 0x80003844 /* Clear timer */ #define RDC_WDT_INTERVAL (HZ/10+1) static int ticks = 1000; /* some device data */ static struct { struct completion stop; int running; struct timer_list timer; int queue; int default_ticks; unsigned long inuse; spinlock_t lock; |
842102f35
|
50 51 |
struct pci_dev *sb_pdev; int base_reg; |
b3e8f2c13
|
52 53 54 |
} rdc321x_wdt_device; /* generic helper functions */ |
e99e88a9d
|
55 |
static void rdc321x_wdt_trigger(struct timer_list *unused) |
b3e8f2c13
|
56 57 |
{ unsigned long flags; |
842102f35
|
58 |
u32 val; |
b3e8f2c13
|
59 60 61 62 63 64 |
if (rdc321x_wdt_device.running) ticks--; /* keep watchdog alive */ spin_lock_irqsave(&rdc321x_wdt_device.lock, flags); |
842102f35
|
65 66 67 68 69 |
pci_read_config_dword(rdc321x_wdt_device.sb_pdev, rdc321x_wdt_device.base_reg, &val); val |= RDC_WDT_EN; pci_write_config_dword(rdc321x_wdt_device.sb_pdev, rdc321x_wdt_device.base_reg, val); |
b3e8f2c13
|
70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 |
spin_unlock_irqrestore(&rdc321x_wdt_device.lock, flags); /* requeue?? */ if (rdc321x_wdt_device.queue && ticks) mod_timer(&rdc321x_wdt_device.timer, jiffies + RDC_WDT_INTERVAL); else { /* ticks doesn't matter anyway */ complete(&rdc321x_wdt_device.stop); } } static void rdc321x_wdt_reset(void) { ticks = rdc321x_wdt_device.default_ticks; } static void rdc321x_wdt_start(void) { unsigned long flags; if (!rdc321x_wdt_device.queue) { rdc321x_wdt_device.queue = 1; /* Clear the timer */ spin_lock_irqsave(&rdc321x_wdt_device.lock, flags); |
842102f35
|
97 98 |
pci_write_config_dword(rdc321x_wdt_device.sb_pdev, rdc321x_wdt_device.base_reg, RDC_CLS_TMR); |
b3e8f2c13
|
99 100 |
/* Enable watchdog and set the timeout to 81.92 us */ |
842102f35
|
101 102 103 |
pci_write_config_dword(rdc321x_wdt_device.sb_pdev, rdc321x_wdt_device.base_reg, RDC_WDT_EN | RDC_WDT_CNT); |
b3e8f2c13
|
104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 |
spin_unlock_irqrestore(&rdc321x_wdt_device.lock, flags); mod_timer(&rdc321x_wdt_device.timer, jiffies + RDC_WDT_INTERVAL); } /* if process dies, counter is not decremented */ rdc321x_wdt_device.running++; } static int rdc321x_wdt_stop(void) { if (rdc321x_wdt_device.running) rdc321x_wdt_device.running = 0; ticks = rdc321x_wdt_device.default_ticks; return -EIO; } /* filesystem operations */ static int rdc321x_wdt_open(struct inode *inode, struct file *file) { if (test_and_set_bit(0, &rdc321x_wdt_device.inuse)) return -EBUSY; |
c5bf68fe0
|
129 |
return stream_open(inode, file); |
b3e8f2c13
|
130 131 132 133 134 135 136 |
} static int rdc321x_wdt_release(struct inode *inode, struct file *file) { clear_bit(0, &rdc321x_wdt_device.inuse); return 0; } |
7275fc8c3
|
137 138 |
static long rdc321x_wdt_ioctl(struct file *file, unsigned int cmd, unsigned long arg) |
b3e8f2c13
|
139 140 |
{ void __user *argp = (void __user *)arg; |
842102f35
|
141 |
u32 value; |
42747d712
|
142 |
static const struct watchdog_info ident = { |
b3e8f2c13
|
143 144 145 146 147 148 149 150 151 152 153 154 |
.options = WDIOF_CARDRESET, .identity = "RDC321x WDT", }; unsigned long flags; switch (cmd) { case WDIOC_KEEPALIVE: rdc321x_wdt_reset(); break; case WDIOC_GETSTATUS: /* Read the value from the DATA register */ spin_lock_irqsave(&rdc321x_wdt_device.lock, flags); |
842102f35
|
155 156 |
pci_read_config_dword(rdc321x_wdt_device.sb_pdev, rdc321x_wdt_device.base_reg, &value); |
b3e8f2c13
|
157 |
spin_unlock_irqrestore(&rdc321x_wdt_device.lock, flags); |
842102f35
|
158 |
if (copy_to_user(argp, &value, sizeof(u32))) |
b3e8f2c13
|
159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 |
return -EFAULT; break; case WDIOC_GETSUPPORT: if (copy_to_user(argp, &ident, sizeof(ident))) return -EFAULT; break; case WDIOC_SETOPTIONS: if (copy_from_user(&value, argp, sizeof(int))) return -EFAULT; switch (value) { case WDIOS_ENABLECARD: rdc321x_wdt_start(); break; case WDIOS_DISABLECARD: return rdc321x_wdt_stop(); default: return -EINVAL; } break; default: return -ENOTTY; } return 0; } static ssize_t rdc321x_wdt_write(struct file *file, const char __user *buf, size_t count, loff_t *ppos) { if (!count) return -EIO; rdc321x_wdt_reset(); return count; } static const struct file_operations rdc321x_wdt_fops = { .owner = THIS_MODULE, .llseek = no_llseek, |
7275fc8c3
|
198 |
.unlocked_ioctl = rdc321x_wdt_ioctl, |
b6dfb2477
|
199 |
.compat_ioctl = compat_ptr_ioctl, |
b3e8f2c13
|
200 201 202 203 204 205 206 207 208 209 |
.open = rdc321x_wdt_open, .write = rdc321x_wdt_write, .release = rdc321x_wdt_release, }; static struct miscdevice rdc321x_wdt_misc = { .minor = WATCHDOG_MINOR, .name = "watchdog", .fops = &rdc321x_wdt_fops, }; |
2d991a164
|
210 |
static int rdc321x_wdt_probe(struct platform_device *pdev) |
b3e8f2c13
|
211 212 |
{ int err; |
842102f35
|
213 214 |
struct resource *r; struct rdc321x_wdt_pdata *pdata; |
bc8fdfbe7
|
215 |
pdata = dev_get_platdata(&pdev->dev); |
842102f35
|
216 217 218 219 220 |
if (!pdata) { dev_err(&pdev->dev, "no platform data supplied "); return -ENODEV; } |
8deca39e5
|
221 |
r = platform_get_resource_byname(pdev, IORESOURCE_IO, "wdt-reg"); |
842102f35
|
222 223 224 225 226 227 228 229 |
if (!r) { dev_err(&pdev->dev, "failed to get wdt-reg resource "); return -ENODEV; } rdc321x_wdt_device.sb_pdev = pdata->sb_pdev; rdc321x_wdt_device.base_reg = r->start; |
b3e8f2c13
|
230 231 232 |
err = misc_register(&rdc321x_wdt_misc); if (err < 0) { |
842102f35
|
233 234 |
dev_err(&pdev->dev, "misc_register failed "); |
b3e8f2c13
|
235 236 237 238 239 240 |
return err; } spin_lock_init(&rdc321x_wdt_device.lock); /* Reset the watchdog */ |
842102f35
|
241 242 |
pci_write_config_dword(rdc321x_wdt_device.sb_pdev, rdc321x_wdt_device.base_reg, RDC_WDT_RST); |
b3e8f2c13
|
243 244 245 246 247 |
init_completion(&rdc321x_wdt_device.stop); rdc321x_wdt_device.queue = 0; clear_bit(0, &rdc321x_wdt_device.inuse); |
e99e88a9d
|
248 |
timer_setup(&rdc321x_wdt_device.timer, rdc321x_wdt_trigger, 0); |
b3e8f2c13
|
249 250 |
rdc321x_wdt_device.default_ticks = ticks; |
842102f35
|
251 252 |
dev_info(&pdev->dev, "watchdog init success "); |
b3e8f2c13
|
253 254 255 |
return 0; } |
4b12b896c
|
256 |
static int rdc321x_wdt_remove(struct platform_device *pdev) |
b3e8f2c13
|
257 258 259 260 261 262 263 264 265 266 267 268 269 |
{ if (rdc321x_wdt_device.queue) { rdc321x_wdt_device.queue = 0; wait_for_completion(&rdc321x_wdt_device.stop); } misc_deregister(&rdc321x_wdt_misc); return 0; } static struct platform_driver rdc321x_wdt_driver = { .probe = rdc321x_wdt_probe, |
82268714b
|
270 |
.remove = rdc321x_wdt_remove, |
b3e8f2c13
|
271 |
.driver = { |
b3e8f2c13
|
272 273 274 |
.name = "rdc321x-wdt", }, }; |
b8ec61189
|
275 |
module_platform_driver(rdc321x_wdt_driver); |
b3e8f2c13
|
276 277 278 279 |
MODULE_AUTHOR("Florian Fainelli <florian@openwrt.org>"); MODULE_DESCRIPTION("RDC321x watchdog driver"); MODULE_LICENSE("GPL"); |