Blame view
drivers/irqchip/irq-mvebu-gicp.c
6.44 KB
a68a63cb4 irqchip/irq-mvebu... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 |
/* * Copyright (C) 2017 Marvell * * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> * * This file is licensed under the terms of the GNU General Public * License version 2. This program is licensed "as is" without any * warranty of any kind, whether express or implied. */ #include <linux/io.h> #include <linux/irq.h> #include <linux/irqdomain.h> #include <linux/msi.h> #include <linux/of.h> #include <linux/of_irq.h> #include <linux/of_platform.h> #include <linux/platform_device.h> #include <dt-bindings/interrupt-controller/arm-gic.h> |
a68a63cb4 irqchip/irq-mvebu... |
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 |
#define GICP_SETSPI_NSR_OFFSET 0x0 #define GICP_CLRSPI_NSR_OFFSET 0x8 struct mvebu_gicp_spi_range { unsigned int start; unsigned int count; }; struct mvebu_gicp { struct mvebu_gicp_spi_range *spi_ranges; unsigned int spi_ranges_cnt; unsigned int spi_cnt; unsigned long *spi_bitmap; spinlock_t spi_lock; struct resource *res; struct device *dev; }; static int gicp_idx_to_spi(struct mvebu_gicp *gicp, int idx) { int i; for (i = 0; i < gicp->spi_ranges_cnt; i++) { struct mvebu_gicp_spi_range *r = &gicp->spi_ranges[i]; if (idx < r->count) return r->start + idx; idx -= r->count; } return -EINVAL; } |
a68a63cb4 irqchip/irq-mvebu... |
54 55 56 57 |
static void gicp_compose_msi_msg(struct irq_data *data, struct msi_msg *msg) { struct mvebu_gicp *gicp = data->chip_data; phys_addr_t setspi = gicp->res->start + GICP_SETSPI_NSR_OFFSET; |
25eaaabb5 irqchip/mvebu-gic... |
58 59 60 61 62 63 64 65 |
phys_addr_t clrspi = gicp->res->start + GICP_CLRSPI_NSR_OFFSET; msg[0].data = data->hwirq; msg[0].address_lo = lower_32_bits(setspi); msg[0].address_hi = upper_32_bits(setspi); msg[1].data = data->hwirq; msg[1].address_lo = lower_32_bits(clrspi); msg[1].address_hi = upper_32_bits(clrspi); |
a68a63cb4 irqchip/irq-mvebu... |
66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 |
} static struct irq_chip gicp_irq_chip = { .name = "GICP", .irq_mask = irq_chip_mask_parent, .irq_unmask = irq_chip_unmask_parent, .irq_eoi = irq_chip_eoi_parent, .irq_set_affinity = irq_chip_set_affinity_parent, .irq_set_type = irq_chip_set_type_parent, .irq_compose_msi_msg = gicp_compose_msi_msg, }; static int gicp_irq_domain_alloc(struct irq_domain *domain, unsigned int virq, unsigned int nr_irqs, void *args) { struct mvebu_gicp *gicp = domain->host_data; struct irq_fwspec fwspec; unsigned int hwirq; int ret; spin_lock(&gicp->spi_lock); hwirq = find_first_zero_bit(gicp->spi_bitmap, gicp->spi_cnt); if (hwirq == gicp->spi_cnt) { spin_unlock(&gicp->spi_lock); return -ENOSPC; } __set_bit(hwirq, gicp->spi_bitmap); spin_unlock(&gicp->spi_lock); fwspec.fwnode = domain->parent->fwnode; fwspec.param_count = 3; fwspec.param[0] = GIC_SPI; fwspec.param[1] = gicp_idx_to_spi(gicp, hwirq) - 32; /* * Assume edge rising for now, it will be properly set when * ->set_type() is called */ fwspec.param[2] = IRQ_TYPE_EDGE_RISING; ret = irq_domain_alloc_irqs_parent(domain, virq, 1, &fwspec); if (ret) { dev_err(gicp->dev, "Cannot allocate parent IRQ "); goto free_hwirq; } ret = irq_domain_set_hwirq_and_chip(domain, virq, hwirq, &gicp_irq_chip, gicp); if (ret) goto free_irqs_parent; return 0; free_irqs_parent: irq_domain_free_irqs_parent(domain, virq, nr_irqs); free_hwirq: spin_lock(&gicp->spi_lock); __clear_bit(hwirq, gicp->spi_bitmap); spin_unlock(&gicp->spi_lock); return ret; } static void gicp_irq_domain_free(struct irq_domain *domain, unsigned int virq, unsigned int nr_irqs) { struct mvebu_gicp *gicp = domain->host_data; struct irq_data *d = irq_domain_get_irq_data(domain, virq); if (d->hwirq >= gicp->spi_cnt) { dev_err(gicp->dev, "Invalid hwirq %lu ", d->hwirq); return; } irq_domain_free_irqs_parent(domain, virq, nr_irqs); spin_lock(&gicp->spi_lock); __clear_bit(d->hwirq, gicp->spi_bitmap); spin_unlock(&gicp->spi_lock); } static const struct irq_domain_ops gicp_domain_ops = { .alloc = gicp_irq_domain_alloc, .free = gicp_irq_domain_free, }; static struct irq_chip gicp_msi_irq_chip = { .name = "GICP", .irq_set_type = irq_chip_set_type_parent, |
25eaaabb5 irqchip/mvebu-gic... |
155 |
.flags = IRQCHIP_SUPPORTS_LEVEL_MSI, |
a68a63cb4 irqchip/irq-mvebu... |
156 157 158 159 160 161 |
}; static struct msi_domain_ops gicp_msi_ops = { }; static struct msi_domain_info gicp_msi_domain_info = { |
25eaaabb5 irqchip/mvebu-gic... |
162 163 |
.flags = (MSI_FLAG_USE_DEF_DOM_OPS | MSI_FLAG_USE_DEF_CHIP_OPS | MSI_FLAG_LEVEL_CAPABLE), |
a68a63cb4 irqchip/irq-mvebu... |
164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 |
.ops = &gicp_msi_ops, .chip = &gicp_msi_irq_chip, }; static int mvebu_gicp_probe(struct platform_device *pdev) { struct mvebu_gicp *gicp; struct irq_domain *inner_domain, *plat_domain, *parent_domain; struct device_node *node = pdev->dev.of_node; struct device_node *irq_parent_dn; int ret, i; gicp = devm_kzalloc(&pdev->dev, sizeof(*gicp), GFP_KERNEL); if (!gicp) return -ENOMEM; gicp->dev = &pdev->dev; |
c9bb86338 irqchip/irq-mvebu... |
181 |
spin_lock_init(&gicp->spi_lock); |
a68a63cb4 irqchip/irq-mvebu... |
182 183 184 185 186 187 188 189 190 191 192 193 |
gicp->res = platform_get_resource(pdev, IORESOURCE_MEM, 0); if (!gicp->res) return -ENODEV; ret = of_property_count_u32_elems(node, "marvell,spi-ranges"); if (ret < 0) return ret; gicp->spi_ranges_cnt = ret / 2; gicp->spi_ranges = |
a86854d0c treewide: devm_kz... |
194 195 |
devm_kcalloc(&pdev->dev, gicp->spi_ranges_cnt, |
a68a63cb4 irqchip/irq-mvebu... |
196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 |
sizeof(struct mvebu_gicp_spi_range), GFP_KERNEL); if (!gicp->spi_ranges) return -ENOMEM; for (i = 0; i < gicp->spi_ranges_cnt; i++) { of_property_read_u32_index(node, "marvell,spi-ranges", i * 2, &gicp->spi_ranges[i].start); of_property_read_u32_index(node, "marvell,spi-ranges", i * 2 + 1, &gicp->spi_ranges[i].count); gicp->spi_cnt += gicp->spi_ranges[i].count; } |
a86854d0c treewide: devm_kz... |
212 213 |
gicp->spi_bitmap = devm_kcalloc(&pdev->dev, BITS_TO_LONGS(gicp->spi_cnt), sizeof(long), |
478a2db82 irqchip/irq-mvebu... |
214 |
GFP_KERNEL); |
a68a63cb4 irqchip/irq-mvebu... |
215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 |
if (!gicp->spi_bitmap) return -ENOMEM; irq_parent_dn = of_irq_find_parent(node); if (!irq_parent_dn) { dev_err(&pdev->dev, "failed to find parent IRQ node "); return -ENODEV; } parent_domain = irq_find_host(irq_parent_dn); if (!parent_domain) { dev_err(&pdev->dev, "failed to find parent IRQ domain "); return -ENODEV; } inner_domain = irq_domain_create_hierarchy(parent_domain, 0, gicp->spi_cnt, of_node_to_fwnode(node), &gicp_domain_ops, gicp); if (!inner_domain) return -ENOMEM; plat_domain = platform_msi_create_irq_domain(of_node_to_fwnode(node), &gicp_msi_domain_info, inner_domain); if (!plat_domain) { irq_domain_remove(inner_domain); return -ENOMEM; } platform_set_drvdata(pdev, gicp); return 0; } static const struct of_device_id mvebu_gicp_of_match[] = { { .compatible = "marvell,ap806-gicp", }, {}, }; static struct platform_driver mvebu_gicp_driver = { .probe = mvebu_gicp_probe, .driver = { .name = "mvebu-gicp", .of_match_table = mvebu_gicp_of_match, }, }; builtin_platform_driver(mvebu_gicp_driver); |