Blame view
drivers/perf/arm-ccn.c
45.8 KB
1802d0bee treewide: Replace... |
1 |
// SPDX-License-Identifier: GPL-2.0-only |
a33b0daab bus: ARM CCN PMU ... |
2 |
/* |
a33b0daab bus: ARM CCN PMU ... |
3 4 5 6 7 8 9 10 11 12 |
* * Copyright (C) 2014 ARM Limited */ #include <linux/ctype.h> #include <linux/hrtimer.h> #include <linux/idr.h> #include <linux/interrupt.h> #include <linux/io.h> #include <linux/module.h> |
ac3167257 headers: separate... |
13 |
#include <linux/mod_devicetable.h> |
a33b0daab bus: ARM CCN PMU ... |
14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 |
#include <linux/perf_event.h> #include <linux/platform_device.h> #include <linux/slab.h> #define CCN_NUM_XP_PORTS 2 #define CCN_NUM_VCS 4 #define CCN_NUM_REGIONS 256 #define CCN_REGION_SIZE 0x10000 #define CCN_ALL_OLY_ID 0xff00 #define CCN_ALL_OLY_ID__OLY_ID__SHIFT 0 #define CCN_ALL_OLY_ID__OLY_ID__MASK 0x1f #define CCN_ALL_OLY_ID__NODE_ID__SHIFT 8 #define CCN_ALL_OLY_ID__NODE_ID__MASK 0x3f #define CCN_MN_ERRINT_STATUS 0x0008 #define CCN_MN_ERRINT_STATUS__INTREQ__DESSERT 0x11 #define CCN_MN_ERRINT_STATUS__ALL_ERRORS__ENABLE 0x02 #define CCN_MN_ERRINT_STATUS__ALL_ERRORS__DISABLED 0x20 #define CCN_MN_ERRINT_STATUS__ALL_ERRORS__DISABLE 0x22 #define CCN_MN_ERRINT_STATUS__CORRECTED_ERRORS_ENABLE 0x04 #define CCN_MN_ERRINT_STATUS__CORRECTED_ERRORS_DISABLED 0x40 #define CCN_MN_ERRINT_STATUS__CORRECTED_ERRORS_DISABLE 0x44 #define CCN_MN_ERRINT_STATUS__PMU_EVENTS__ENABLE 0x08 #define CCN_MN_ERRINT_STATUS__PMU_EVENTS__DISABLED 0x80 #define CCN_MN_ERRINT_STATUS__PMU_EVENTS__DISABLE 0x88 #define CCN_MN_OLY_COMP_LIST_63_0 0x01e0 #define CCN_MN_ERR_SIG_VAL_63_0 0x0300 #define CCN_MN_ERR_SIG_VAL_63_0__DT (1 << 1) #define CCN_DT_ACTIVE_DSM 0x0000 #define CCN_DT_ACTIVE_DSM__DSM_ID__SHIFT(n) ((n) * 8) #define CCN_DT_ACTIVE_DSM__DSM_ID__MASK 0xff #define CCN_DT_CTL 0x0028 #define CCN_DT_CTL__DT_EN (1 << 0) #define CCN_DT_PMEVCNT(n) (0x0100 + (n) * 0x8) #define CCN_DT_PMCCNTR 0x0140 #define CCN_DT_PMCCNTRSR 0x0190 #define CCN_DT_PMOVSR 0x0198 #define CCN_DT_PMOVSR_CLR 0x01a0 |
fa637bf05 bus: arm-ccn: Fix... |
54 |
#define CCN_DT_PMOVSR_CLR__MASK 0x1f |
a33b0daab bus: ARM CCN PMU ... |
55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 |
#define CCN_DT_PMCR 0x01a8 #define CCN_DT_PMCR__OVFL_INTR_EN (1 << 6) #define CCN_DT_PMCR__PMU_EN (1 << 0) #define CCN_DT_PMSR 0x01b0 #define CCN_DT_PMSR_REQ 0x01b8 #define CCN_DT_PMSR_CLR 0x01c0 #define CCN_HNF_PMU_EVENT_SEL 0x0600 #define CCN_HNF_PMU_EVENT_SEL__ID__SHIFT(n) ((n) * 4) #define CCN_HNF_PMU_EVENT_SEL__ID__MASK 0xf #define CCN_XP_DT_CONFIG 0x0300 #define CCN_XP_DT_CONFIG__DT_CFG__SHIFT(n) ((n) * 4) #define CCN_XP_DT_CONFIG__DT_CFG__MASK 0xf #define CCN_XP_DT_CONFIG__DT_CFG__PASS_THROUGH 0x0 #define CCN_XP_DT_CONFIG__DT_CFG__WATCHPOINT_0_OR_1 0x1 #define CCN_XP_DT_CONFIG__DT_CFG__WATCHPOINT(n) (0x2 + (n)) #define CCN_XP_DT_CONFIG__DT_CFG__XP_PMU_EVENT(n) (0x4 + (n)) #define CCN_XP_DT_CONFIG__DT_CFG__DEVICE_PMU_EVENT(d, n) (0x8 + (d) * 4 + (n)) #define CCN_XP_DT_INTERFACE_SEL 0x0308 #define CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__SHIFT(n) (0 + (n) * 8) #define CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__MASK 0x1 #define CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__SHIFT(n) (1 + (n) * 8) #define CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__MASK 0x1 #define CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__SHIFT(n) (2 + (n) * 8) #define CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__MASK 0x3 #define CCN_XP_DT_CMP_VAL_L(n) (0x0310 + (n) * 0x40) #define CCN_XP_DT_CMP_VAL_H(n) (0x0318 + (n) * 0x40) #define CCN_XP_DT_CMP_MASK_L(n) (0x0320 + (n) * 0x40) #define CCN_XP_DT_CMP_MASK_H(n) (0x0328 + (n) * 0x40) #define CCN_XP_DT_CONTROL 0x0370 #define CCN_XP_DT_CONTROL__DT_ENABLE (1 << 0) #define CCN_XP_DT_CONTROL__WP_ARM_SEL__SHIFT(n) (12 + (n) * 4) #define CCN_XP_DT_CONTROL__WP_ARM_SEL__MASK 0xf #define CCN_XP_DT_CONTROL__WP_ARM_SEL__ALWAYS 0xf #define CCN_XP_PMU_EVENT_SEL 0x0600 #define CCN_XP_PMU_EVENT_SEL__ID__SHIFT(n) ((n) * 7) #define CCN_XP_PMU_EVENT_SEL__ID__MASK 0x3f #define CCN_SBAS_PMU_EVENT_SEL 0x0600 #define CCN_SBAS_PMU_EVENT_SEL__ID__SHIFT(n) ((n) * 4) #define CCN_SBAS_PMU_EVENT_SEL__ID__MASK 0xf #define CCN_RNI_PMU_EVENT_SEL 0x0600 #define CCN_RNI_PMU_EVENT_SEL__ID__SHIFT(n) ((n) * 4) #define CCN_RNI_PMU_EVENT_SEL__ID__MASK 0xf #define CCN_TYPE_MN 0x01 #define CCN_TYPE_DT 0x02 #define CCN_TYPE_HNF 0x04 #define CCN_TYPE_HNI 0x05 #define CCN_TYPE_XP 0x08 #define CCN_TYPE_SBSX 0x0c #define CCN_TYPE_SBAS 0x10 #define CCN_TYPE_RNI_1P 0x14 #define CCN_TYPE_RNI_2P 0x15 #define CCN_TYPE_RNI_3P 0x16 #define CCN_TYPE_RND_1P 0x18 /* RN-D = RN-I + DVM */ #define CCN_TYPE_RND_2P 0x19 #define CCN_TYPE_RND_3P 0x1a #define CCN_TYPE_CYCLES 0xff /* Pseudotype */ #define CCN_EVENT_WATCHPOINT 0xfe /* Pseudoevent */ #define CCN_NUM_PMU_EVENTS 4 #define CCN_NUM_XP_WATCHPOINTS 2 /* See DT.dbg_id.num_watchpoints */ #define CCN_NUM_PMU_EVENT_COUNTERS 8 /* See DT.dbg_id.num_pmucntr */ #define CCN_IDX_PMU_CYCLE_COUNTER CCN_NUM_PMU_EVENT_COUNTERS #define CCN_NUM_PREDEFINED_MASKS 4 #define CCN_IDX_MASK_ANY (CCN_NUM_PMU_EVENT_COUNTERS + 0) #define CCN_IDX_MASK_EXACT (CCN_NUM_PMU_EVENT_COUNTERS + 1) #define CCN_IDX_MASK_ORDER (CCN_NUM_PMU_EVENT_COUNTERS + 2) #define CCN_IDX_MASK_OPCODE (CCN_NUM_PMU_EVENT_COUNTERS + 3) struct arm_ccn_component { void __iomem *base; u32 type; DECLARE_BITMAP(pmu_events_mask, CCN_NUM_PMU_EVENTS); union { struct { DECLARE_BITMAP(dt_cmp_mask, CCN_NUM_XP_WATCHPOINTS); } xp; }; }; #define pmu_to_arm_ccn(_pmu) container_of(container_of(_pmu, \ struct arm_ccn_dt, pmu), struct arm_ccn, dt) struct arm_ccn_dt { int id; void __iomem *base; spinlock_t config_lock; DECLARE_BITMAP(pmu_counters_mask, CCN_NUM_PMU_EVENT_COUNTERS + 1); struct { struct arm_ccn_component *source; struct perf_event *event; } pmu_counters[CCN_NUM_PMU_EVENT_COUNTERS + 1]; struct { u64 l, h; } cmp_mask[CCN_NUM_PMU_EVENT_COUNTERS + CCN_NUM_PREDEFINED_MASKS]; struct hrtimer hrtimer; |
9bcb929f9 perf/arm-ccn: Cle... |
162 |
unsigned int cpu; |
8df038725 bus/arm-ccn: Use ... |
163 |
struct hlist_node node; |
ffa415245 bus: arm-ccn: cpu... |
164 |
|
a33b0daab bus: ARM CCN PMU ... |
165 166 167 168 169 170 |
struct pmu pmu; }; struct arm_ccn { struct device *dev; void __iomem *base; |
ffa415245 bus: arm-ccn: cpu... |
171 |
unsigned int irq; |
a33b0daab bus: ARM CCN PMU ... |
172 173 174 175 176 177 178 179 180 181 |
unsigned sbas_present:1; unsigned sbsx_present:1; int num_nodes; struct arm_ccn_component *node; int num_xps; struct arm_ccn_component *xp; struct arm_ccn_dt dt; |
4e486cba2 bus: arm-ccn: Fix... |
182 |
int mn_id; |
a33b0daab bus: ARM CCN PMU ... |
183 |
}; |
a33b0daab bus: ARM CCN PMU ... |
184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 |
static int arm_ccn_node_to_xp(int node) { return node / CCN_NUM_XP_PORTS; } static int arm_ccn_node_to_xp_port(int node) { return node % CCN_NUM_XP_PORTS; } /* * Bit shifts and masks in these defines must be kept in sync with * arm_ccn_pmu_config_set() and CCN_FORMAT_ATTRs below! */ #define CCN_CONFIG_NODE(_config) (((_config) >> 0) & 0xff) #define CCN_CONFIG_XP(_config) (((_config) >> 0) & 0xff) #define CCN_CONFIG_TYPE(_config) (((_config) >> 8) & 0xff) #define CCN_CONFIG_EVENT(_config) (((_config) >> 16) & 0xff) #define CCN_CONFIG_PORT(_config) (((_config) >> 24) & 0x3) |
90d11e267 bus: arm-ccn: Cor... |
204 |
#define CCN_CONFIG_BUS(_config) (((_config) >> 24) & 0x3) |
a33b0daab bus: ARM CCN PMU ... |
205 206 207 208 209 210 |
#define CCN_CONFIG_VC(_config) (((_config) >> 26) & 0x7) #define CCN_CONFIG_DIR(_config) (((_config) >> 29) & 0x1) #define CCN_CONFIG_MASK(_config) (((_config) >> 30) & 0xf) static void arm_ccn_pmu_config_set(u64 *config, u32 node_xp, u32 type, u32 port) { |
a18f8e97f bus: arm-ccn: Fix... |
211 |
*config &= ~((0xff << 0) | (0xff << 8) | (0x3 << 24)); |
a33b0daab bus: ARM CCN PMU ... |
212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 |
*config |= (node_xp << 0) | (type << 8) | (port << 24); } static ssize_t arm_ccn_pmu_format_show(struct device *dev, struct device_attribute *attr, char *buf) { struct dev_ext_attribute *ea = container_of(attr, struct dev_ext_attribute, attr); return snprintf(buf, PAGE_SIZE, "%s ", (char *)ea->var); } #define CCN_FORMAT_ATTR(_name, _config) \ struct dev_ext_attribute arm_ccn_pmu_format_attr_##_name = \ { __ATTR(_name, S_IRUGO, arm_ccn_pmu_format_show, \ NULL), _config } static CCN_FORMAT_ATTR(node, "config:0-7"); static CCN_FORMAT_ATTR(xp, "config:0-7"); static CCN_FORMAT_ATTR(type, "config:8-15"); static CCN_FORMAT_ATTR(event, "config:16-23"); static CCN_FORMAT_ATTR(port, "config:24-25"); |
90d11e267 bus: arm-ccn: Cor... |
235 |
static CCN_FORMAT_ATTR(bus, "config:24-25"); |
a33b0daab bus: ARM CCN PMU ... |
236 237 238 239 240 241 242 243 244 245 246 247 |
static CCN_FORMAT_ATTR(vc, "config:26-28"); static CCN_FORMAT_ATTR(dir, "config:29-29"); static CCN_FORMAT_ATTR(mask, "config:30-33"); static CCN_FORMAT_ATTR(cmp_l, "config1:0-62"); static CCN_FORMAT_ATTR(cmp_h, "config2:0-59"); static struct attribute *arm_ccn_pmu_format_attrs[] = { &arm_ccn_pmu_format_attr_node.attr.attr, &arm_ccn_pmu_format_attr_xp.attr.attr, &arm_ccn_pmu_format_attr_type.attr.attr, &arm_ccn_pmu_format_attr_event.attr.attr, &arm_ccn_pmu_format_attr_port.attr.attr, |
90d11e267 bus: arm-ccn: Cor... |
248 |
&arm_ccn_pmu_format_attr_bus.attr.attr, |
a33b0daab bus: ARM CCN PMU ... |
249 250 251 252 253 254 255 |
&arm_ccn_pmu_format_attr_vc.attr.attr, &arm_ccn_pmu_format_attr_dir.attr.attr, &arm_ccn_pmu_format_attr_mask.attr.attr, &arm_ccn_pmu_format_attr_cmp_l.attr.attr, &arm_ccn_pmu_format_attr_cmp_h.attr.attr, NULL }; |
8a84bf451 bus: arm-ccn: con... |
256 |
static const struct attribute_group arm_ccn_pmu_format_attr_group = { |
a33b0daab bus: ARM CCN PMU ... |
257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 |
.name = "format", .attrs = arm_ccn_pmu_format_attrs, }; struct arm_ccn_pmu_event { struct device_attribute attr; u32 type; u32 event; int num_ports; int num_vcs; const char *def; int mask; }; #define CCN_EVENT_ATTR(_name) \ __ATTR(_name, S_IRUGO, arm_ccn_pmu_event_show, NULL) /* * Events defined in TRM for MN, HN-I and SBSX are actually watchpoints set on * their ports in XP they are connected to. For the sake of usability they are * explicitly defined here (and translated into a relevant watchpoint in * arm_ccn_pmu_event_init()) so the user can easily request them without deep * knowledge of the flit format. */ #define CCN_EVENT_MN(_name, _def, _mask) { .attr = CCN_EVENT_ATTR(mn_##_name), \ .type = CCN_TYPE_MN, .event = CCN_EVENT_WATCHPOINT, \ .num_ports = CCN_NUM_XP_PORTS, .num_vcs = CCN_NUM_VCS, \ .def = _def, .mask = _mask, } #define CCN_EVENT_HNI(_name, _def, _mask) { \ .attr = CCN_EVENT_ATTR(hni_##_name), .type = CCN_TYPE_HNI, \ .event = CCN_EVENT_WATCHPOINT, .num_ports = CCN_NUM_XP_PORTS, \ .num_vcs = CCN_NUM_VCS, .def = _def, .mask = _mask, } #define CCN_EVENT_SBSX(_name, _def, _mask) { \ .attr = CCN_EVENT_ATTR(sbsx_##_name), .type = CCN_TYPE_SBSX, \ .event = CCN_EVENT_WATCHPOINT, .num_ports = CCN_NUM_XP_PORTS, \ .num_vcs = CCN_NUM_VCS, .def = _def, .mask = _mask, } #define CCN_EVENT_HNF(_name, _event) { .attr = CCN_EVENT_ATTR(hnf_##_name), \ .type = CCN_TYPE_HNF, .event = _event, } #define CCN_EVENT_XP(_name, _event) { .attr = CCN_EVENT_ATTR(xp_##_name), \ .type = CCN_TYPE_XP, .event = _event, \ .num_ports = CCN_NUM_XP_PORTS, .num_vcs = CCN_NUM_VCS, } /* * RN-I & RN-D (RN-D = RN-I + DVM) nodes have different type ID depending * on configuration. One of them is picked to represent the whole group, * as they all share the same event types. */ #define CCN_EVENT_RNI(_name, _event) { .attr = CCN_EVENT_ATTR(rni_##_name), \ .type = CCN_TYPE_RNI_3P, .event = _event, } #define CCN_EVENT_SBAS(_name, _event) { .attr = CCN_EVENT_ATTR(sbas_##_name), \ .type = CCN_TYPE_SBAS, .event = _event, } #define CCN_EVENT_CYCLES(_name) { .attr = CCN_EVENT_ATTR(_name), \ .type = CCN_TYPE_CYCLES } static ssize_t arm_ccn_pmu_event_show(struct device *dev, struct device_attribute *attr, char *buf) { |
4e486cba2 bus: arm-ccn: Fix... |
323 |
struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev)); |
a33b0daab bus: ARM CCN PMU ... |
324 325 326 327 328 329 330 331 332 333 334 335 336 337 |
struct arm_ccn_pmu_event *event = container_of(attr, struct arm_ccn_pmu_event, attr); ssize_t res; res = snprintf(buf, PAGE_SIZE, "type=0x%x", event->type); if (event->event) res += snprintf(buf + res, PAGE_SIZE - res, ",event=0x%x", event->event); if (event->def) res += snprintf(buf + res, PAGE_SIZE - res, ",%s", event->def); if (event->mask) res += snprintf(buf + res, PAGE_SIZE - res, ",mask=0x%x", event->mask); |
8f06c51fa bus: arm-ccn: Pro... |
338 339 340 341 342 343 344 |
/* Arguments required by an event */ switch (event->type) { case CCN_TYPE_CYCLES: break; case CCN_TYPE_XP: res += snprintf(buf + res, PAGE_SIZE - res, |
90d11e267 bus: arm-ccn: Cor... |
345 |
",xp=?,vc=?"); |
8f06c51fa bus: arm-ccn: Pro... |
346 347 |
if (event->event == CCN_EVENT_WATCHPOINT) res += snprintf(buf + res, PAGE_SIZE - res, |
90d11e267 bus: arm-ccn: Cor... |
348 349 350 351 |
",port=?,dir=?,cmp_l=?,cmp_h=?,mask=?"); else res += snprintf(buf + res, PAGE_SIZE - res, ",bus=?"); |
8f06c51fa bus: arm-ccn: Pro... |
352 |
break; |
4e486cba2 bus: arm-ccn: Fix... |
353 354 355 |
case CCN_TYPE_MN: res += snprintf(buf + res, PAGE_SIZE - res, ",node=%d", ccn->mn_id); break; |
8f06c51fa bus: arm-ccn: Pro... |
356 357 358 359 |
default: res += snprintf(buf + res, PAGE_SIZE - res, ",node=?"); break; } |
a33b0daab bus: ARM CCN PMU ... |
360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 |
res += snprintf(buf + res, PAGE_SIZE - res, " "); return res; } static umode_t arm_ccn_pmu_events_is_visible(struct kobject *kobj, struct attribute *attr, int index) { struct device *dev = kobj_to_dev(kobj); struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev)); struct device_attribute *dev_attr = container_of(attr, struct device_attribute, attr); struct arm_ccn_pmu_event *event = container_of(dev_attr, struct arm_ccn_pmu_event, attr); if (event->type == CCN_TYPE_SBAS && !ccn->sbas_present) return 0; if (event->type == CCN_TYPE_SBSX && !ccn->sbsx_present) return 0; return attr->mode; } static struct arm_ccn_pmu_event arm_ccn_pmu_events[] = { |
4e486cba2 bus: arm-ccn: Fix... |
385 386 387 |
CCN_EVENT_MN(eobarrier, "dir=1,vc=0,cmp_h=0x1c00", CCN_IDX_MASK_OPCODE), CCN_EVENT_MN(ecbarrier, "dir=1,vc=0,cmp_h=0x1e00", CCN_IDX_MASK_OPCODE), CCN_EVENT_MN(dvmop, "dir=1,vc=0,cmp_h=0x2800", CCN_IDX_MASK_OPCODE), |
a33b0daab bus: ARM CCN PMU ... |
388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 |
CCN_EVENT_HNI(txdatflits, "dir=1,vc=3", CCN_IDX_MASK_ANY), CCN_EVENT_HNI(rxdatflits, "dir=0,vc=3", CCN_IDX_MASK_ANY), CCN_EVENT_HNI(txreqflits, "dir=1,vc=0", CCN_IDX_MASK_ANY), CCN_EVENT_HNI(rxreqflits, "dir=0,vc=0", CCN_IDX_MASK_ANY), CCN_EVENT_HNI(rxreqflits_order, "dir=0,vc=0,cmp_h=0x8000", CCN_IDX_MASK_ORDER), CCN_EVENT_SBSX(txdatflits, "dir=1,vc=3", CCN_IDX_MASK_ANY), CCN_EVENT_SBSX(rxdatflits, "dir=0,vc=3", CCN_IDX_MASK_ANY), CCN_EVENT_SBSX(txreqflits, "dir=1,vc=0", CCN_IDX_MASK_ANY), CCN_EVENT_SBSX(rxreqflits, "dir=0,vc=0", CCN_IDX_MASK_ANY), CCN_EVENT_SBSX(rxreqflits_order, "dir=0,vc=0,cmp_h=0x8000", CCN_IDX_MASK_ORDER), CCN_EVENT_HNF(cache_miss, 0x1), CCN_EVENT_HNF(l3_sf_cache_access, 0x02), CCN_EVENT_HNF(cache_fill, 0x3), CCN_EVENT_HNF(pocq_retry, 0x4), CCN_EVENT_HNF(pocq_reqs_recvd, 0x5), CCN_EVENT_HNF(sf_hit, 0x6), CCN_EVENT_HNF(sf_evictions, 0x7), CCN_EVENT_HNF(snoops_sent, 0x8), CCN_EVENT_HNF(snoops_broadcast, 0x9), CCN_EVENT_HNF(l3_eviction, 0xa), CCN_EVENT_HNF(l3_fill_invalid_way, 0xb), CCN_EVENT_HNF(mc_retries, 0xc), CCN_EVENT_HNF(mc_reqs, 0xd), CCN_EVENT_HNF(qos_hh_retry, 0xe), CCN_EVENT_RNI(rdata_beats_p0, 0x1), CCN_EVENT_RNI(rdata_beats_p1, 0x2), CCN_EVENT_RNI(rdata_beats_p2, 0x3), CCN_EVENT_RNI(rxdat_flits, 0x4), CCN_EVENT_RNI(txdat_flits, 0x5), CCN_EVENT_RNI(txreq_flits, 0x6), CCN_EVENT_RNI(txreq_flits_retried, 0x7), CCN_EVENT_RNI(rrt_full, 0x8), CCN_EVENT_RNI(wrt_full, 0x9), CCN_EVENT_RNI(txreq_flits_replayed, 0xa), CCN_EVENT_XP(upload_starvation, 0x1), CCN_EVENT_XP(download_starvation, 0x2), CCN_EVENT_XP(respin, 0x3), CCN_EVENT_XP(valid_flit, 0x4), CCN_EVENT_XP(watchpoint, CCN_EVENT_WATCHPOINT), CCN_EVENT_SBAS(rdata_beats_p0, 0x1), CCN_EVENT_SBAS(rxdat_flits, 0x4), CCN_EVENT_SBAS(txdat_flits, 0x5), CCN_EVENT_SBAS(txreq_flits, 0x6), CCN_EVENT_SBAS(txreq_flits_retried, 0x7), CCN_EVENT_SBAS(rrt_full, 0x8), CCN_EVENT_SBAS(wrt_full, 0x9), CCN_EVENT_SBAS(txreq_flits_replayed, 0xa), CCN_EVENT_CYCLES(cycles), }; /* Populated in arm_ccn_init() */ static struct attribute *arm_ccn_pmu_events_attrs[ARRAY_SIZE(arm_ccn_pmu_events) + 1]; |
8a84bf451 bus: arm-ccn: con... |
443 |
static const struct attribute_group arm_ccn_pmu_events_attr_group = { |
a33b0daab bus: ARM CCN PMU ... |
444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 |
.name = "events", .is_visible = arm_ccn_pmu_events_is_visible, .attrs = arm_ccn_pmu_events_attrs, }; static u64 *arm_ccn_pmu_get_cmp_mask(struct arm_ccn *ccn, const char *name) { unsigned long i; if (WARN_ON(!name || !name[0] || !isxdigit(name[0]) || !name[1])) return NULL; i = isdigit(name[0]) ? name[0] - '0' : 0xa + tolower(name[0]) - 'a'; switch (name[1]) { case 'l': return &ccn->dt.cmp_mask[i].l; case 'h': return &ccn->dt.cmp_mask[i].h; default: return NULL; } } static ssize_t arm_ccn_pmu_cmp_mask_show(struct device *dev, struct device_attribute *attr, char *buf) { struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev)); u64 *mask = arm_ccn_pmu_get_cmp_mask(ccn, attr->attr.name); return mask ? snprintf(buf, PAGE_SIZE, "0x%016llx ", *mask) : -EINVAL; } static ssize_t arm_ccn_pmu_cmp_mask_store(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev)); u64 *mask = arm_ccn_pmu_get_cmp_mask(ccn, attr->attr.name); int err = -EINVAL; if (mask) err = kstrtoull(buf, 0, mask); return err ? err : count; } #define CCN_CMP_MASK_ATTR(_name) \ struct device_attribute arm_ccn_pmu_cmp_mask_attr_##_name = \ __ATTR(_name, S_IRUGO | S_IWUSR, \ arm_ccn_pmu_cmp_mask_show, arm_ccn_pmu_cmp_mask_store) #define CCN_CMP_MASK_ATTR_RO(_name) \ struct device_attribute arm_ccn_pmu_cmp_mask_attr_##_name = \ __ATTR(_name, S_IRUGO, arm_ccn_pmu_cmp_mask_show, NULL) static CCN_CMP_MASK_ATTR(0l); static CCN_CMP_MASK_ATTR(0h); static CCN_CMP_MASK_ATTR(1l); static CCN_CMP_MASK_ATTR(1h); static CCN_CMP_MASK_ATTR(2l); static CCN_CMP_MASK_ATTR(2h); static CCN_CMP_MASK_ATTR(3l); static CCN_CMP_MASK_ATTR(3h); static CCN_CMP_MASK_ATTR(4l); static CCN_CMP_MASK_ATTR(4h); static CCN_CMP_MASK_ATTR(5l); static CCN_CMP_MASK_ATTR(5h); static CCN_CMP_MASK_ATTR(6l); static CCN_CMP_MASK_ATTR(6h); static CCN_CMP_MASK_ATTR(7l); static CCN_CMP_MASK_ATTR(7h); static CCN_CMP_MASK_ATTR_RO(8l); static CCN_CMP_MASK_ATTR_RO(8h); static CCN_CMP_MASK_ATTR_RO(9l); static CCN_CMP_MASK_ATTR_RO(9h); static CCN_CMP_MASK_ATTR_RO(al); static CCN_CMP_MASK_ATTR_RO(ah); static CCN_CMP_MASK_ATTR_RO(bl); static CCN_CMP_MASK_ATTR_RO(bh); static struct attribute *arm_ccn_pmu_cmp_mask_attrs[] = { &arm_ccn_pmu_cmp_mask_attr_0l.attr, &arm_ccn_pmu_cmp_mask_attr_0h.attr, &arm_ccn_pmu_cmp_mask_attr_1l.attr, &arm_ccn_pmu_cmp_mask_attr_1h.attr, &arm_ccn_pmu_cmp_mask_attr_2l.attr, &arm_ccn_pmu_cmp_mask_attr_2h.attr, &arm_ccn_pmu_cmp_mask_attr_3l.attr, &arm_ccn_pmu_cmp_mask_attr_3h.attr, &arm_ccn_pmu_cmp_mask_attr_4l.attr, &arm_ccn_pmu_cmp_mask_attr_4h.attr, &arm_ccn_pmu_cmp_mask_attr_5l.attr, &arm_ccn_pmu_cmp_mask_attr_5h.attr, &arm_ccn_pmu_cmp_mask_attr_6l.attr, &arm_ccn_pmu_cmp_mask_attr_6h.attr, &arm_ccn_pmu_cmp_mask_attr_7l.attr, &arm_ccn_pmu_cmp_mask_attr_7h.attr, &arm_ccn_pmu_cmp_mask_attr_8l.attr, &arm_ccn_pmu_cmp_mask_attr_8h.attr, &arm_ccn_pmu_cmp_mask_attr_9l.attr, &arm_ccn_pmu_cmp_mask_attr_9h.attr, &arm_ccn_pmu_cmp_mask_attr_al.attr, &arm_ccn_pmu_cmp_mask_attr_ah.attr, &arm_ccn_pmu_cmp_mask_attr_bl.attr, &arm_ccn_pmu_cmp_mask_attr_bh.attr, NULL }; |
8a84bf451 bus: arm-ccn: con... |
540 |
static const struct attribute_group arm_ccn_pmu_cmp_mask_attr_group = { |
a33b0daab bus: ARM CCN PMU ... |
541 542 543 |
.name = "cmp_mask", .attrs = arm_ccn_pmu_cmp_mask_attrs, }; |
ffa415245 bus: arm-ccn: cpu... |
544 545 546 547 |
static ssize_t arm_ccn_pmu_cpumask_show(struct device *dev, struct device_attribute *attr, char *buf) { struct arm_ccn *ccn = pmu_to_arm_ccn(dev_get_drvdata(dev)); |
9bcb929f9 perf/arm-ccn: Cle... |
548 |
return cpumap_print_to_pagebuf(true, buf, cpumask_of(ccn->dt.cpu)); |
ffa415245 bus: arm-ccn: cpu... |
549 550 551 552 553 554 555 556 557 |
} static struct device_attribute arm_ccn_pmu_cpumask_attr = __ATTR(cpumask, S_IRUGO, arm_ccn_pmu_cpumask_show, NULL); static struct attribute *arm_ccn_pmu_cpumask_attrs[] = { &arm_ccn_pmu_cpumask_attr.attr, NULL, }; |
8a84bf451 bus: arm-ccn: con... |
558 |
static const struct attribute_group arm_ccn_pmu_cpumask_attr_group = { |
ffa415245 bus: arm-ccn: cpu... |
559 560 |
.attrs = arm_ccn_pmu_cpumask_attrs, }; |
a33b0daab bus: ARM CCN PMU ... |
561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 |
/* * Default poll period is 10ms, which is way over the top anyway, * as in the worst case scenario (an event every cycle), with 1GHz * clocked bus, the smallest, 32 bit counter will overflow in * more than 4s. */ static unsigned int arm_ccn_pmu_poll_period_us = 10000; module_param_named(pmu_poll_period_us, arm_ccn_pmu_poll_period_us, uint, S_IRUGO | S_IWUSR); static ktime_t arm_ccn_pmu_timer_period(void) { return ns_to_ktime((u64)arm_ccn_pmu_poll_period_us * 1000); } static const struct attribute_group *arm_ccn_pmu_attr_groups[] = { &arm_ccn_pmu_events_attr_group, &arm_ccn_pmu_format_attr_group, &arm_ccn_pmu_cmp_mask_attr_group, |
ffa415245 bus: arm-ccn: cpu... |
582 |
&arm_ccn_pmu_cpumask_attr_group, |
a33b0daab bus: ARM CCN PMU ... |
583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 |
NULL }; static int arm_ccn_pmu_alloc_bit(unsigned long *bitmap, unsigned long size) { int bit; do { bit = find_first_zero_bit(bitmap, size); if (bit >= size) return -EAGAIN; } while (test_and_set_bit(bit, bitmap)); return bit; } /* All RN-I and RN-D nodes have identical PMUs */ static int arm_ccn_pmu_type_eq(u32 a, u32 b) { if (a == b) return 1; switch (a) { case CCN_TYPE_RNI_1P: case CCN_TYPE_RNI_2P: case CCN_TYPE_RNI_3P: case CCN_TYPE_RND_1P: case CCN_TYPE_RND_2P: case CCN_TYPE_RND_3P: switch (b) { case CCN_TYPE_RNI_1P: case CCN_TYPE_RNI_2P: case CCN_TYPE_RNI_3P: case CCN_TYPE_RND_1P: case CCN_TYPE_RND_2P: case CCN_TYPE_RND_3P: return 1; } break; } return 0; } |
57006d3e6 bus: arm-ccn: All... |
627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 |
static int arm_ccn_pmu_event_alloc(struct perf_event *event) { struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); struct hw_perf_event *hw = &event->hw; u32 node_xp, type, event_id; struct arm_ccn_component *source; int bit; node_xp = CCN_CONFIG_NODE(event->attr.config); type = CCN_CONFIG_TYPE(event->attr.config); event_id = CCN_CONFIG_EVENT(event->attr.config); /* Allocate the cycle counter */ if (type == CCN_TYPE_CYCLES) { if (test_and_set_bit(CCN_IDX_PMU_CYCLE_COUNTER, ccn->dt.pmu_counters_mask)) return -EAGAIN; hw->idx = CCN_IDX_PMU_CYCLE_COUNTER; ccn->dt.pmu_counters[CCN_IDX_PMU_CYCLE_COUNTER].event = event; return 0; } /* Allocate an event counter */ hw->idx = arm_ccn_pmu_alloc_bit(ccn->dt.pmu_counters_mask, CCN_NUM_PMU_EVENT_COUNTERS); if (hw->idx < 0) { dev_dbg(ccn->dev, "No more counters available! "); return -EAGAIN; } if (type == CCN_TYPE_XP) source = &ccn->xp[node_xp]; else source = &ccn->node[node_xp]; ccn->dt.pmu_counters[hw->idx].source = source; /* Allocate an event source or a watchpoint */ if (type == CCN_TYPE_XP && event_id == CCN_EVENT_WATCHPOINT) bit = arm_ccn_pmu_alloc_bit(source->xp.dt_cmp_mask, CCN_NUM_XP_WATCHPOINTS); else bit = arm_ccn_pmu_alloc_bit(source->pmu_events_mask, CCN_NUM_PMU_EVENTS); if (bit < 0) { dev_dbg(ccn->dev, "No more event sources/watchpoints on node/XP %d! ", node_xp); clear_bit(hw->idx, ccn->dt.pmu_counters_mask); return -EAGAIN; } hw->config_base = bit; ccn->dt.pmu_counters[hw->idx].event = event; return 0; } static void arm_ccn_pmu_event_release(struct perf_event *event) |
8fb222643 bus: arm-ccn: Mov... |
688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 |
{ struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); struct hw_perf_event *hw = &event->hw; if (hw->idx == CCN_IDX_PMU_CYCLE_COUNTER) { clear_bit(CCN_IDX_PMU_CYCLE_COUNTER, ccn->dt.pmu_counters_mask); } else { struct arm_ccn_component *source = ccn->dt.pmu_counters[hw->idx].source; if (CCN_CONFIG_TYPE(event->attr.config) == CCN_TYPE_XP && CCN_CONFIG_EVENT(event->attr.config) == CCN_EVENT_WATCHPOINT) clear_bit(hw->config_base, source->xp.dt_cmp_mask); else clear_bit(hw->config_base, source->pmu_events_mask); clear_bit(hw->idx, ccn->dt.pmu_counters_mask); } ccn->dt.pmu_counters[hw->idx].source = NULL; ccn->dt.pmu_counters[hw->idx].event = NULL; } |
a33b0daab bus: ARM CCN PMU ... |
710 711 712 713 714 |
static int arm_ccn_pmu_event_init(struct perf_event *event) { struct arm_ccn *ccn; struct hw_perf_event *hw = &event->hw; u32 node_xp, type, event_id; |
57006d3e6 bus: arm-ccn: All... |
715 |
int valid; |
a33b0daab bus: ARM CCN PMU ... |
716 |
int i; |
9ce1aa869 bus: arm-ccn: Do ... |
717 |
struct perf_event *sibling; |
a33b0daab bus: ARM CCN PMU ... |
718 719 720 721 722 723 724 |
if (event->attr.type != event->pmu->type) return -ENOENT; ccn = pmu_to_arm_ccn(event->pmu); if (hw->sample_period) { |
1898eb61f drivers/perf: arm... |
725 726 |
dev_dbg(ccn->dev, "Sampling not supported! "); |
a33b0daab bus: ARM CCN PMU ... |
727 728 |
return -EOPNOTSUPP; } |
306563985 For drivers that ... |
729 |
if (has_branch_stack(event)) { |
1898eb61f drivers/perf: arm... |
730 731 |
dev_dbg(ccn->dev, "Can't exclude execution levels! "); |
3249bce45 bus: arm-ccn: Add... |
732 |
return -EINVAL; |
a33b0daab bus: ARM CCN PMU ... |
733 734 735 |
} if (event->cpu < 0) { |
1898eb61f drivers/perf: arm... |
736 737 |
dev_dbg(ccn->dev, "Can't provide per-task data! "); |
a33b0daab bus: ARM CCN PMU ... |
738 739 |
return -EOPNOTSUPP; } |
ffa415245 bus: arm-ccn: cpu... |
740 741 742 743 744 745 746 747 748 |
/* * Many perf core operations (eg. events rotation) operate on a * single CPU context. This is obvious for CPU PMUs, where one * expects the same sets of events being observed on all CPUs, * but can lead to issues for off-core PMUs, like CCN, where each * event could be theoretically assigned to a different CPU. To * mitigate this, we enforce CPU assignment to one, selected * processor (the one described in the "cpumask" attribute). */ |
9bcb929f9 perf/arm-ccn: Cle... |
749 |
event->cpu = ccn->dt.cpu; |
a33b0daab bus: ARM CCN PMU ... |
750 751 752 753 754 755 756 |
node_xp = CCN_CONFIG_NODE(event->attr.config); type = CCN_CONFIG_TYPE(event->attr.config); event_id = CCN_CONFIG_EVENT(event->attr.config); /* Validate node/xp vs topology */ switch (type) { |
4e486cba2 bus: arm-ccn: Fix... |
757 758 |
case CCN_TYPE_MN: if (node_xp != ccn->mn_id) { |
1898eb61f drivers/perf: arm... |
759 760 |
dev_dbg(ccn->dev, "Invalid MN ID %d! ", node_xp); |
4e486cba2 bus: arm-ccn: Fix... |
761 762 763 |
return -EINVAL; } break; |
a33b0daab bus: ARM CCN PMU ... |
764 765 |
case CCN_TYPE_XP: if (node_xp >= ccn->num_xps) { |
1898eb61f drivers/perf: arm... |
766 767 |
dev_dbg(ccn->dev, "Invalid XP ID %d! ", node_xp); |
a33b0daab bus: ARM CCN PMU ... |
768 769 770 771 772 773 774 |
return -EINVAL; } break; case CCN_TYPE_CYCLES: break; default: if (node_xp >= ccn->num_nodes) { |
1898eb61f drivers/perf: arm... |
775 776 |
dev_dbg(ccn->dev, "Invalid node ID %d! ", node_xp); |
a33b0daab bus: ARM CCN PMU ... |
777 778 779 |
return -EINVAL; } if (!arm_ccn_pmu_type_eq(type, ccn->node[node_xp].type)) { |
1898eb61f drivers/perf: arm... |
780 781 |
dev_dbg(ccn->dev, "Invalid type 0x%x for node %d! ", |
a33b0daab bus: ARM CCN PMU ... |
782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 |
type, node_xp); return -EINVAL; } break; } /* Validate event ID vs available for the type */ for (i = 0, valid = 0; i < ARRAY_SIZE(arm_ccn_pmu_events) && !valid; i++) { struct arm_ccn_pmu_event *e = &arm_ccn_pmu_events[i]; u32 port = CCN_CONFIG_PORT(event->attr.config); u32 vc = CCN_CONFIG_VC(event->attr.config); if (!arm_ccn_pmu_type_eq(type, e->type)) continue; if (event_id != e->event) continue; if (e->num_ports && port >= e->num_ports) { |
1898eb61f drivers/perf: arm... |
800 801 |
dev_dbg(ccn->dev, "Invalid port %d for node/XP %d! ", |
a33b0daab bus: ARM CCN PMU ... |
802 803 804 805 |
port, node_xp); return -EINVAL; } if (e->num_vcs && vc >= e->num_vcs) { |
1898eb61f drivers/perf: arm... |
806 807 |
dev_dbg(ccn->dev, "Invalid vc %d for node/XP %d! ", |
bf87bb12b bus: arm-ccn: Fix... |
808 |
vc, node_xp); |
a33b0daab bus: ARM CCN PMU ... |
809 810 811 812 813 |
return -EINVAL; } valid = 1; } if (!valid) { |
1898eb61f drivers/perf: arm... |
814 815 |
dev_dbg(ccn->dev, "Invalid event 0x%x for node/XP %d! ", |
a33b0daab bus: ARM CCN PMU ... |
816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 |
event_id, node_xp); return -EINVAL; } /* Watchpoint-based event for a node is actually set on XP */ if (event_id == CCN_EVENT_WATCHPOINT && type != CCN_TYPE_XP) { u32 port; type = CCN_TYPE_XP; port = arm_ccn_node_to_xp_port(node_xp); node_xp = arm_ccn_node_to_xp(node_xp); arm_ccn_pmu_config_set(&event->attr.config, node_xp, type, port); } |
9ce1aa869 bus: arm-ccn: Do ... |
831 832 833 834 835 836 837 838 |
/* * We must NOT create groups containing mixed PMUs, although software * events are acceptable (for example to create a CCN group * periodically read when a hrtimer aka cpu-clock leader triggers). */ if (event->group_leader->pmu != event->pmu && !is_software_event(event->group_leader)) return -EINVAL; |
edb39592a perf: Fix sibling... |
839 |
for_each_sibling_event(sibling, event->group_leader) { |
9ce1aa869 bus: arm-ccn: Do ... |
840 841 842 |
if (sibling->pmu != event->pmu && !is_software_event(sibling)) return -EINVAL; |
edb39592a perf: Fix sibling... |
843 |
} |
9ce1aa869 bus: arm-ccn: Do ... |
844 |
|
a33b0daab bus: ARM CCN PMU ... |
845 846 |
return 0; } |
a33b0daab bus: ARM CCN PMU ... |
847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 |
static u64 arm_ccn_pmu_read_counter(struct arm_ccn *ccn, int idx) { u64 res; if (idx == CCN_IDX_PMU_CYCLE_COUNTER) { #ifdef readq res = readq(ccn->dt.base + CCN_DT_PMCCNTR); #else /* 40 bit counter, can do snapshot and read in two parts */ writel(0x1, ccn->dt.base + CCN_DT_PMSR_REQ); while (!(readl(ccn->dt.base + CCN_DT_PMSR) & 0x1)) ; writel(0x1, ccn->dt.base + CCN_DT_PMSR_CLR); res = readl(ccn->dt.base + CCN_DT_PMCCNTRSR + 4) & 0xff; res <<= 32; res |= readl(ccn->dt.base + CCN_DT_PMCCNTRSR); #endif } else { res = readl(ccn->dt.base + CCN_DT_PMEVCNT(idx)); } return res; } static void arm_ccn_pmu_event_update(struct perf_event *event) { struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); struct hw_perf_event *hw = &event->hw; u64 prev_count, new_count, mask; do { prev_count = local64_read(&hw->prev_count); new_count = arm_ccn_pmu_read_counter(ccn, hw->idx); } while (local64_xchg(&hw->prev_count, new_count) != prev_count); mask = (1LLU << (hw->idx == CCN_IDX_PMU_CYCLE_COUNTER ? 40 : 32)) - 1; local64_add((new_count - prev_count) & mask, &event->count); } static void arm_ccn_pmu_xp_dt_config(struct perf_event *event, int enable) { struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); struct hw_perf_event *hw = &event->hw; struct arm_ccn_component *xp; u32 val, dt_cfg; |
b7c1beb27 bus: arm-ccn: Do ... |
893 894 895 |
/* Nothing to do for cycle counter */ if (hw->idx == CCN_IDX_PMU_CYCLE_COUNTER) return; |
a33b0daab bus: ARM CCN PMU ... |
896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 |
if (CCN_CONFIG_TYPE(event->attr.config) == CCN_TYPE_XP) xp = &ccn->xp[CCN_CONFIG_XP(event->attr.config)]; else xp = &ccn->xp[arm_ccn_node_to_xp( CCN_CONFIG_NODE(event->attr.config))]; if (enable) dt_cfg = hw->event_base; else dt_cfg = CCN_XP_DT_CONFIG__DT_CFG__PASS_THROUGH; spin_lock(&ccn->dt.config_lock); val = readl(xp->base + CCN_XP_DT_CONFIG); val &= ~(CCN_XP_DT_CONFIG__DT_CFG__MASK << CCN_XP_DT_CONFIG__DT_CFG__SHIFT(hw->idx)); val |= dt_cfg << CCN_XP_DT_CONFIG__DT_CFG__SHIFT(hw->idx); writel(val, xp->base + CCN_XP_DT_CONFIG); spin_unlock(&ccn->dt.config_lock); } static void arm_ccn_pmu_event_start(struct perf_event *event, int flags) { struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); struct hw_perf_event *hw = &event->hw; local64_set(&event->hw.prev_count, arm_ccn_pmu_read_counter(ccn, hw->idx)); hw->state = 0; |
a33b0daab bus: ARM CCN PMU ... |
926 927 928 929 930 931 |
/* Set the DT bus input, engaging the counter */ arm_ccn_pmu_xp_dt_config(event, 1); } static void arm_ccn_pmu_event_stop(struct perf_event *event, int flags) { |
a33b0daab bus: ARM CCN PMU ... |
932 |
struct hw_perf_event *hw = &event->hw; |
a33b0daab bus: ARM CCN PMU ... |
933 934 935 |
/* Disable counting, setting the DT bus to pass-through mode */ arm_ccn_pmu_xp_dt_config(event, 0); |
a33b0daab bus: ARM CCN PMU ... |
936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 |
if (flags & PERF_EF_UPDATE) arm_ccn_pmu_event_update(event); hw->state |= PERF_HES_STOPPED; } static void arm_ccn_pmu_xp_watchpoint_config(struct perf_event *event) { struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); struct hw_perf_event *hw = &event->hw; struct arm_ccn_component *source = ccn->dt.pmu_counters[hw->idx].source; unsigned long wp = hw->config_base; u32 val; u64 cmp_l = event->attr.config1; u64 cmp_h = event->attr.config2; u64 mask_l = ccn->dt.cmp_mask[CCN_CONFIG_MASK(event->attr.config)].l; u64 mask_h = ccn->dt.cmp_mask[CCN_CONFIG_MASK(event->attr.config)].h; hw->event_base = CCN_XP_DT_CONFIG__DT_CFG__WATCHPOINT(wp); /* Direction (RX/TX), device (port) & virtual channel */ val = readl(source->base + CCN_XP_DT_INTERFACE_SEL); val &= ~(CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__MASK << CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__SHIFT(wp)); val |= CCN_CONFIG_DIR(event->attr.config) << CCN_XP_DT_INTERFACE_SEL__DT_IO_SEL__SHIFT(wp); val &= ~(CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__MASK << CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__SHIFT(wp)); val |= CCN_CONFIG_PORT(event->attr.config) << CCN_XP_DT_INTERFACE_SEL__DT_DEV_SEL__SHIFT(wp); val &= ~(CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__MASK << CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__SHIFT(wp)); val |= CCN_CONFIG_VC(event->attr.config) << CCN_XP_DT_INTERFACE_SEL__DT_VC_SEL__SHIFT(wp); writel(val, source->base + CCN_XP_DT_INTERFACE_SEL); /* Comparison values */ writel(cmp_l & 0xffffffff, source->base + CCN_XP_DT_CMP_VAL_L(wp)); |
b928466b2 bus: arm-ccn: Fix... |
975 |
writel((cmp_l >> 32) & 0x7fffffff, |
a33b0daab bus: ARM CCN PMU ... |
976 977 978 979 980 981 982 |
source->base + CCN_XP_DT_CMP_VAL_L(wp) + 4); writel(cmp_h & 0xffffffff, source->base + CCN_XP_DT_CMP_VAL_H(wp)); writel((cmp_h >> 32) & 0x0fffffff, source->base + CCN_XP_DT_CMP_VAL_H(wp) + 4); /* Mask */ writel(mask_l & 0xffffffff, source->base + CCN_XP_DT_CMP_MASK_L(wp)); |
b928466b2 bus: arm-ccn: Fix... |
983 |
writel((mask_l >> 32) & 0x7fffffff, |
a33b0daab bus: ARM CCN PMU ... |
984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 |
source->base + CCN_XP_DT_CMP_MASK_L(wp) + 4); writel(mask_h & 0xffffffff, source->base + CCN_XP_DT_CMP_MASK_H(wp)); writel((mask_h >> 32) & 0x0fffffff, source->base + CCN_XP_DT_CMP_MASK_H(wp) + 4); } static void arm_ccn_pmu_xp_event_config(struct perf_event *event) { struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); struct hw_perf_event *hw = &event->hw; struct arm_ccn_component *source = ccn->dt.pmu_counters[hw->idx].source; u32 val, id; hw->event_base = CCN_XP_DT_CONFIG__DT_CFG__XP_PMU_EVENT(hw->config_base); id = (CCN_CONFIG_VC(event->attr.config) << 4) | |
90d11e267 bus: arm-ccn: Cor... |
1001 |
(CCN_CONFIG_BUS(event->attr.config) << 3) | |
a33b0daab bus: ARM CCN PMU ... |
1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 |
(CCN_CONFIG_EVENT(event->attr.config) << 0); val = readl(source->base + CCN_XP_PMU_EVENT_SEL); val &= ~(CCN_XP_PMU_EVENT_SEL__ID__MASK << CCN_XP_PMU_EVENT_SEL__ID__SHIFT(hw->config_base)); val |= id << CCN_XP_PMU_EVENT_SEL__ID__SHIFT(hw->config_base); writel(val, source->base + CCN_XP_PMU_EVENT_SEL); } static void arm_ccn_pmu_node_event_config(struct perf_event *event) { struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); struct hw_perf_event *hw = &event->hw; struct arm_ccn_component *source = ccn->dt.pmu_counters[hw->idx].source; u32 type = CCN_CONFIG_TYPE(event->attr.config); u32 val, port; port = arm_ccn_node_to_xp_port(CCN_CONFIG_NODE(event->attr.config)); hw->event_base = CCN_XP_DT_CONFIG__DT_CFG__DEVICE_PMU_EVENT(port, hw->config_base); /* These *_event_sel regs should be identical, but let's make sure... */ BUILD_BUG_ON(CCN_HNF_PMU_EVENT_SEL != CCN_SBAS_PMU_EVENT_SEL); BUILD_BUG_ON(CCN_SBAS_PMU_EVENT_SEL != CCN_RNI_PMU_EVENT_SEL); BUILD_BUG_ON(CCN_HNF_PMU_EVENT_SEL__ID__SHIFT(1) != CCN_SBAS_PMU_EVENT_SEL__ID__SHIFT(1)); BUILD_BUG_ON(CCN_SBAS_PMU_EVENT_SEL__ID__SHIFT(1) != CCN_RNI_PMU_EVENT_SEL__ID__SHIFT(1)); BUILD_BUG_ON(CCN_HNF_PMU_EVENT_SEL__ID__MASK != CCN_SBAS_PMU_EVENT_SEL__ID__MASK); BUILD_BUG_ON(CCN_SBAS_PMU_EVENT_SEL__ID__MASK != CCN_RNI_PMU_EVENT_SEL__ID__MASK); if (WARN_ON(type != CCN_TYPE_HNF && type != CCN_TYPE_SBAS && !arm_ccn_pmu_type_eq(type, CCN_TYPE_RNI_3P))) return; /* Set the event id for the pre-allocated counter */ val = readl(source->base + CCN_HNF_PMU_EVENT_SEL); val &= ~(CCN_HNF_PMU_EVENT_SEL__ID__MASK << CCN_HNF_PMU_EVENT_SEL__ID__SHIFT(hw->config_base)); val |= CCN_CONFIG_EVENT(event->attr.config) << CCN_HNF_PMU_EVENT_SEL__ID__SHIFT(hw->config_base); writel(val, source->base + CCN_HNF_PMU_EVENT_SEL); } static void arm_ccn_pmu_event_config(struct perf_event *event) { struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); struct hw_perf_event *hw = &event->hw; u32 xp, offset, val; /* Cycle counter requires no setup */ if (hw->idx == CCN_IDX_PMU_CYCLE_COUNTER) return; if (CCN_CONFIG_TYPE(event->attr.config) == CCN_TYPE_XP) xp = CCN_CONFIG_XP(event->attr.config); else xp = arm_ccn_node_to_xp(CCN_CONFIG_NODE(event->attr.config)); spin_lock(&ccn->dt.config_lock); /* Set the DT bus "distance" register */ offset = (hw->idx / 4) * 4; val = readl(ccn->dt.base + CCN_DT_ACTIVE_DSM + offset); val &= ~(CCN_DT_ACTIVE_DSM__DSM_ID__MASK << CCN_DT_ACTIVE_DSM__DSM_ID__SHIFT(hw->idx % 4)); val |= xp << CCN_DT_ACTIVE_DSM__DSM_ID__SHIFT(hw->idx % 4); writel(val, ccn->dt.base + CCN_DT_ACTIVE_DSM + offset); if (CCN_CONFIG_TYPE(event->attr.config) == CCN_TYPE_XP) { if (CCN_CONFIG_EVENT(event->attr.config) == CCN_EVENT_WATCHPOINT) arm_ccn_pmu_xp_watchpoint_config(event); else arm_ccn_pmu_xp_event_config(event); } else { arm_ccn_pmu_node_event_config(event); } spin_unlock(&ccn->dt.config_lock); } |
5b1e01f3c bus: arm-ccn: fix... |
1085 1086 1087 1088 1089 |
static int arm_ccn_pmu_active_counters(struct arm_ccn *ccn) { return bitmap_weight(ccn->dt.pmu_counters_mask, CCN_NUM_PMU_EVENT_COUNTERS + 1); } |
a33b0daab bus: ARM CCN PMU ... |
1090 1091 |
static int arm_ccn_pmu_event_add(struct perf_event *event, int flags) { |
57006d3e6 bus: arm-ccn: All... |
1092 |
int err; |
a33b0daab bus: ARM CCN PMU ... |
1093 |
struct hw_perf_event *hw = &event->hw; |
5b1e01f3c bus: arm-ccn: fix... |
1094 |
struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); |
a33b0daab bus: ARM CCN PMU ... |
1095 |
|
57006d3e6 bus: arm-ccn: All... |
1096 1097 1098 |
err = arm_ccn_pmu_event_alloc(event); if (err) return err; |
5b1e01f3c bus: arm-ccn: fix... |
1099 1100 1101 1102 1103 1104 1105 1106 |
/* * Pin the timer, so that the overflows are handled by the chosen * event->cpu (this is the same one as presented in "cpumask" * attribute). */ if (!ccn->irq && arm_ccn_pmu_active_counters(ccn) == 1) hrtimer_start(&ccn->dt.hrtimer, arm_ccn_pmu_timer_period(), HRTIMER_MODE_REL_PINNED); |
a33b0daab bus: ARM CCN PMU ... |
1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 |
arm_ccn_pmu_event_config(event); hw->state = PERF_HES_STOPPED; if (flags & PERF_EF_START) arm_ccn_pmu_event_start(event, PERF_EF_UPDATE); return 0; } static void arm_ccn_pmu_event_del(struct perf_event *event, int flags) { |
5b1e01f3c bus: arm-ccn: fix... |
1119 |
struct arm_ccn *ccn = pmu_to_arm_ccn(event->pmu); |
a33b0daab bus: ARM CCN PMU ... |
1120 |
arm_ccn_pmu_event_stop(event, PERF_EF_UPDATE); |
57006d3e6 bus: arm-ccn: All... |
1121 1122 |
arm_ccn_pmu_event_release(event); |
5b1e01f3c bus: arm-ccn: fix... |
1123 1124 1125 |
if (!ccn->irq && arm_ccn_pmu_active_counters(ccn) == 0) hrtimer_cancel(&ccn->dt.hrtimer); |
a33b0daab bus: ARM CCN PMU ... |
1126 1127 1128 1129 1130 1131 |
} static void arm_ccn_pmu_event_read(struct perf_event *event) { arm_ccn_pmu_event_update(event); } |
d662ed2e5 bus: arm-ccn: mak... |
1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 |
static void arm_ccn_pmu_enable(struct pmu *pmu) { struct arm_ccn *ccn = pmu_to_arm_ccn(pmu); u32 val = readl(ccn->dt.base + CCN_DT_PMCR); val |= CCN_DT_PMCR__PMU_EN; writel(val, ccn->dt.base + CCN_DT_PMCR); } static void arm_ccn_pmu_disable(struct pmu *pmu) { struct arm_ccn *ccn = pmu_to_arm_ccn(pmu); u32 val = readl(ccn->dt.base + CCN_DT_PMCR); val &= ~CCN_DT_PMCR__PMU_EN; writel(val, ccn->dt.base + CCN_DT_PMCR); } |
a33b0daab bus: ARM CCN PMU ... |
1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 |
static irqreturn_t arm_ccn_pmu_overflow_handler(struct arm_ccn_dt *dt) { u32 pmovsr = readl(dt->base + CCN_DT_PMOVSR); int idx; if (!pmovsr) return IRQ_NONE; writel(pmovsr, dt->base + CCN_DT_PMOVSR_CLR); BUILD_BUG_ON(CCN_IDX_PMU_CYCLE_COUNTER != CCN_NUM_PMU_EVENT_COUNTERS); for (idx = 0; idx < CCN_NUM_PMU_EVENT_COUNTERS + 1; idx++) { struct perf_event *event = dt->pmu_counters[idx].event; int overflowed = pmovsr & BIT(idx); |
fa637bf05 bus: arm-ccn: Fix... |
1164 1165 |
WARN_ON_ONCE(overflowed && !event && idx != CCN_IDX_PMU_CYCLE_COUNTER); |
a33b0daab bus: ARM CCN PMU ... |
1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 |
if (!event || !overflowed) continue; arm_ccn_pmu_event_update(event); } return IRQ_HANDLED; } static enum hrtimer_restart arm_ccn_pmu_timer_handler(struct hrtimer *hrtimer) { struct arm_ccn_dt *dt = container_of(hrtimer, struct arm_ccn_dt, hrtimer); unsigned long flags; local_irq_save(flags); arm_ccn_pmu_overflow_handler(dt); local_irq_restore(flags); hrtimer_forward_now(hrtimer, arm_ccn_pmu_timer_period()); return HRTIMER_RESTART; } |
8df038725 bus/arm-ccn: Use ... |
1189 |
static int arm_ccn_pmu_offline_cpu(unsigned int cpu, struct hlist_node *node) |
ffa415245 bus: arm-ccn: cpu... |
1190 |
{ |
8df038725 bus/arm-ccn: Use ... |
1191 1192 |
struct arm_ccn_dt *dt = hlist_entry_safe(node, struct arm_ccn_dt, node); struct arm_ccn *ccn = container_of(dt, struct arm_ccn, dt); |
ffa415245 bus: arm-ccn: cpu... |
1193 |
unsigned int target; |
9bcb929f9 perf/arm-ccn: Cle... |
1194 |
if (cpu != dt->cpu) |
8df038725 bus/arm-ccn: Use ... |
1195 1196 1197 1198 1199 |
return 0; target = cpumask_any_but(cpu_online_mask, cpu); if (target >= nr_cpu_ids) return 0; perf_pmu_migrate_context(&dt->pmu, cpu, target); |
9bcb929f9 perf/arm-ccn: Cle... |
1200 |
dt->cpu = target; |
8df038725 bus/arm-ccn: Use ... |
1201 |
if (ccn->irq) |
9bcb929f9 perf/arm-ccn: Cle... |
1202 |
WARN_ON(irq_set_affinity_hint(ccn->irq, cpumask_of(dt->cpu))); |
fdc15a36d bus/arm-ccn: Conv... |
1203 |
return 0; |
ffa415245 bus: arm-ccn: cpu... |
1204 |
} |
a33b0daab bus: ARM CCN PMU ... |
1205 1206 1207 1208 1209 1210 |
static DEFINE_IDA(arm_ccn_pmu_ida); static int arm_ccn_pmu_init(struct arm_ccn *ccn) { int i; char *name; |
ffa415245 bus: arm-ccn: cpu... |
1211 |
int err; |
a33b0daab bus: ARM CCN PMU ... |
1212 1213 1214 1215 |
/* Initialize DT subsystem */ ccn->dt.base = ccn->base + CCN_REGION_SIZE; spin_lock_init(&ccn->dt.config_lock); |
fa637bf05 bus: arm-ccn: Fix... |
1216 |
writel(CCN_DT_PMOVSR_CLR__MASK, ccn->dt.base + CCN_DT_PMOVSR_CLR); |
a33b0daab bus: ARM CCN PMU ... |
1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 |
writel(CCN_DT_CTL__DT_EN, ccn->dt.base + CCN_DT_CTL); writel(CCN_DT_PMCR__OVFL_INTR_EN | CCN_DT_PMCR__PMU_EN, ccn->dt.base + CCN_DT_PMCR); writel(0x1, ccn->dt.base + CCN_DT_PMSR_CLR); for (i = 0; i < ccn->num_xps; i++) { writel(0, ccn->xp[i].base + CCN_XP_DT_CONFIG); writel((CCN_XP_DT_CONTROL__WP_ARM_SEL__ALWAYS << CCN_XP_DT_CONTROL__WP_ARM_SEL__SHIFT(0)) | (CCN_XP_DT_CONTROL__WP_ARM_SEL__ALWAYS << CCN_XP_DT_CONTROL__WP_ARM_SEL__SHIFT(1)) | CCN_XP_DT_CONTROL__DT_ENABLE, ccn->xp[i].base + CCN_XP_DT_CONTROL); } ccn->dt.cmp_mask[CCN_IDX_MASK_ANY].l = ~0; ccn->dt.cmp_mask[CCN_IDX_MASK_ANY].h = ~0; ccn->dt.cmp_mask[CCN_IDX_MASK_EXACT].l = 0; ccn->dt.cmp_mask[CCN_IDX_MASK_EXACT].h = 0; ccn->dt.cmp_mask[CCN_IDX_MASK_ORDER].l = ~0; ccn->dt.cmp_mask[CCN_IDX_MASK_ORDER].h = ~(0x1 << 15); ccn->dt.cmp_mask[CCN_IDX_MASK_OPCODE].l = ~0; ccn->dt.cmp_mask[CCN_IDX_MASK_OPCODE].h = ~(0x1f << 9); /* Get a convenient /sys/event_source/devices/ name */ ccn->dt.id = ida_simple_get(&arm_ccn_pmu_ida, 0, 0, GFP_KERNEL); if (ccn->dt.id == 0) { name = "ccn"; } else { |
0f9afd36b bus: arm-ccn: Sim... |
1244 1245 |
name = devm_kasprintf(ccn->dev, GFP_KERNEL, "ccn_%d", ccn->dt.id); |
24771179c bus: arm-ccn: Che... |
1246 1247 1248 1249 |
if (!name) { err = -ENOMEM; goto error_choose_name; } |
a33b0daab bus: ARM CCN PMU ... |
1250 1251 1252 1253 |
} /* Perf driver registration */ ccn->dt.pmu = (struct pmu) { |
c7f5828bf arm-ccn: perf: Pr... |
1254 |
.module = THIS_MODULE, |
a33b0daab bus: ARM CCN PMU ... |
1255 1256 1257 1258 1259 1260 1261 1262 |
.attr_groups = arm_ccn_pmu_attr_groups, .task_ctx_nr = perf_invalid_context, .event_init = arm_ccn_pmu_event_init, .add = arm_ccn_pmu_event_add, .del = arm_ccn_pmu_event_del, .start = arm_ccn_pmu_event_start, .stop = arm_ccn_pmu_event_stop, .read = arm_ccn_pmu_event_read, |
d662ed2e5 bus: arm-ccn: mak... |
1263 1264 |
.pmu_enable = arm_ccn_pmu_enable, .pmu_disable = arm_ccn_pmu_disable, |
306563985 For drivers that ... |
1265 |
.capabilities = PERF_PMU_CAP_NO_EXCLUDE, |
a33b0daab bus: ARM CCN PMU ... |
1266 1267 1268 |
}; /* No overflow interrupt? Have to use a timer instead. */ |
ffa415245 bus: arm-ccn: cpu... |
1269 |
if (!ccn->irq) { |
a33b0daab bus: ARM CCN PMU ... |
1270 1271 1272 1273 1274 1275 |
dev_info(ccn->dev, "No access to interrupts, using timer. "); hrtimer_init(&ccn->dt.hrtimer, CLOCK_MONOTONIC, HRTIMER_MODE_REL); ccn->dt.hrtimer.function = arm_ccn_pmu_timer_handler; } |
ffa415245 bus: arm-ccn: cpu... |
1276 |
/* Pick one CPU which we will use to collect data from CCN... */ |
9bcb929f9 perf/arm-ccn: Cle... |
1277 |
ccn->dt.cpu = raw_smp_processor_id(); |
ffa415245 bus: arm-ccn: cpu... |
1278 |
|
ffa415245 bus: arm-ccn: cpu... |
1279 1280 |
/* Also make sure that the overflow interrupt is handled by this CPU */ if (ccn->irq) { |
9bcb929f9 perf/arm-ccn: Cle... |
1281 |
err = irq_set_affinity_hint(ccn->irq, cpumask_of(ccn->dt.cpu)); |
ffa415245 bus: arm-ccn: cpu... |
1282 1283 1284 1285 1286 1287 |
if (err) { dev_err(ccn->dev, "Failed to set interrupt affinity! "); goto error_set_affinity; } } |
9bcb929f9 perf/arm-ccn: Cle... |
1288 1289 |
cpuhp_state_add_instance_nocalls(CPUHP_AP_PERF_ARM_CCN_ONLINE, &ccn->dt.node); |
ffa415245 bus: arm-ccn: cpu... |
1290 1291 1292 1293 1294 1295 1296 |
err = perf_pmu_register(&ccn->dt.pmu, name, -1); if (err) goto error_pmu_register; return 0; error_pmu_register: |
9bcb929f9 perf/arm-ccn: Cle... |
1297 1298 |
cpuhp_state_remove_instance_nocalls(CPUHP_AP_PERF_ARM_CCN_ONLINE, &ccn->dt.node); |
ffa415245 bus: arm-ccn: cpu... |
1299 |
error_set_affinity: |
24771179c bus: arm-ccn: Che... |
1300 |
error_choose_name: |
ffa415245 bus: arm-ccn: cpu... |
1301 1302 1303 1304 1305 |
ida_simple_remove(&arm_ccn_pmu_ida, ccn->dt.id); for (i = 0; i < ccn->num_xps; i++) writel(0, ccn->xp[i].base + CCN_XP_DT_CONTROL); writel(0, ccn->dt.base + CCN_DT_PMCR); return err; |
a33b0daab bus: ARM CCN PMU ... |
1306 1307 1308 1309 1310 |
} static void arm_ccn_pmu_cleanup(struct arm_ccn *ccn) { int i; |
8df038725 bus/arm-ccn: Use ... |
1311 1312 |
cpuhp_state_remove_instance_nocalls(CPUHP_AP_PERF_ARM_CCN_ONLINE, &ccn->dt.node); |
5420f9fd1 arm-ccn: Enable b... |
1313 1314 |
if (ccn->irq) irq_set_affinity_hint(ccn->irq, NULL); |
a33b0daab bus: ARM CCN PMU ... |
1315 1316 1317 1318 1319 1320 |
for (i = 0; i < ccn->num_xps; i++) writel(0, ccn->xp[i].base + CCN_XP_DT_CONTROL); writel(0, ccn->dt.base + CCN_DT_PMCR); perf_pmu_unregister(&ccn->dt.pmu); ida_simple_remove(&arm_ccn_pmu_ida, ccn->dt.id); } |
a33b0daab bus: ARM CCN PMU ... |
1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 |
static int arm_ccn_for_each_valid_region(struct arm_ccn *ccn, int (*callback)(struct arm_ccn *ccn, int region, void __iomem *base, u32 type, u32 id)) { int region; for (region = 0; region < CCN_NUM_REGIONS; region++) { u32 val, type, id; void __iomem *base; int err; val = readl(ccn->base + CCN_MN_OLY_COMP_LIST_63_0 + 4 * (region / 32)); if (!(val & (1 << (region % 32)))) continue; base = ccn->base + region * CCN_REGION_SIZE; val = readl(base + CCN_ALL_OLY_ID); type = (val >> CCN_ALL_OLY_ID__OLY_ID__SHIFT) & CCN_ALL_OLY_ID__OLY_ID__MASK; id = (val >> CCN_ALL_OLY_ID__NODE_ID__SHIFT) & CCN_ALL_OLY_ID__NODE_ID__MASK; err = callback(ccn, region, base, type, id); if (err) return err; } return 0; } static int arm_ccn_get_nodes_num(struct arm_ccn *ccn, int region, void __iomem *base, u32 type, u32 id) { if (type == CCN_TYPE_XP && id >= ccn->num_xps) ccn->num_xps = id + 1; else if (id >= ccn->num_nodes) ccn->num_nodes = id + 1; return 0; } static int arm_ccn_init_nodes(struct arm_ccn *ccn, int region, void __iomem *base, u32 type, u32 id) { struct arm_ccn_component *component; dev_dbg(ccn->dev, "Region %d: id=%u, type=0x%02x ", region, id, type); switch (type) { case CCN_TYPE_MN: |
4e486cba2 bus: arm-ccn: Fix... |
1374 1375 |
ccn->mn_id = id; return 0; |
a33b0daab bus: ARM CCN PMU ... |
1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 |
case CCN_TYPE_DT: return 0; case CCN_TYPE_XP: component = &ccn->xp[id]; break; case CCN_TYPE_SBSX: ccn->sbsx_present = 1; component = &ccn->node[id]; break; case CCN_TYPE_SBAS: ccn->sbas_present = 1; /* Fall-through */ default: component = &ccn->node[id]; break; } component->base = base; component->type = type; return 0; } static irqreturn_t arm_ccn_error_handler(struct arm_ccn *ccn, const u32 *err_sig_val) { /* This should be really handled by firmware... */ dev_err(ccn->dev, "Error reported in %08x%08x%08x%08x%08x%08x. ", err_sig_val[5], err_sig_val[4], err_sig_val[3], err_sig_val[2], err_sig_val[1], err_sig_val[0]); dev_err(ccn->dev, "Disabling interrupt generation for all errors. "); writel(CCN_MN_ERRINT_STATUS__ALL_ERRORS__DISABLE, ccn->base + CCN_MN_ERRINT_STATUS); return IRQ_HANDLED; } static irqreturn_t arm_ccn_irq_handler(int irq, void *dev_id) { irqreturn_t res = IRQ_NONE; struct arm_ccn *ccn = dev_id; u32 err_sig_val[6]; u32 err_or; int i; /* PMU overflow is a special case */ err_or = err_sig_val[0] = readl(ccn->base + CCN_MN_ERR_SIG_VAL_63_0); if (err_or & CCN_MN_ERR_SIG_VAL_63_0__DT) { err_or &= ~CCN_MN_ERR_SIG_VAL_63_0__DT; res = arm_ccn_pmu_overflow_handler(&ccn->dt); } /* Have to read all err_sig_vals to clear them */ for (i = 1; i < ARRAY_SIZE(err_sig_val); i++) { err_sig_val[i] = readl(ccn->base + CCN_MN_ERR_SIG_VAL_63_0 + i * 4); err_or |= err_sig_val[i]; } if (err_or) res |= arm_ccn_error_handler(ccn, err_sig_val); if (res != IRQ_NONE) writel(CCN_MN_ERRINT_STATUS__INTREQ__DESSERT, ccn->base + CCN_MN_ERRINT_STATUS); return res; } static int arm_ccn_probe(struct platform_device *pdev) { struct arm_ccn *ccn; struct resource *res; |
ffa415245 bus: arm-ccn: cpu... |
1453 |
unsigned int irq; |
a33b0daab bus: ARM CCN PMU ... |
1454 1455 1456 1457 1458 1459 1460 1461 1462 |
int err; ccn = devm_kzalloc(&pdev->dev, sizeof(*ccn), GFP_KERNEL); if (!ccn) return -ENOMEM; ccn->dev = &pdev->dev; platform_set_drvdata(pdev, ccn); res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
809092dc3 drivers/perf: arm... |
1463 1464 1465 |
ccn->base = devm_ioremap_resource(ccn->dev, res); if (IS_ERR(ccn->base)) return PTR_ERR(ccn->base); |
a33b0daab bus: ARM CCN PMU ... |
1466 1467 1468 1469 |
res = platform_get_resource(pdev, IORESOURCE_IRQ, 0); if (!res) return -EINVAL; |
ffa415245 bus: arm-ccn: cpu... |
1470 |
irq = res->start; |
a33b0daab bus: ARM CCN PMU ... |
1471 1472 1473 1474 1475 1476 1477 1478 1479 |
/* Check if we can use the interrupt */ writel(CCN_MN_ERRINT_STATUS__PMU_EVENTS__DISABLE, ccn->base + CCN_MN_ERRINT_STATUS); if (readl(ccn->base + CCN_MN_ERRINT_STATUS) & CCN_MN_ERRINT_STATUS__PMU_EVENTS__DISABLED) { /* Can set 'disable' bits, so can acknowledge interrupts */ writel(CCN_MN_ERRINT_STATUS__PMU_EVENTS__ENABLE, ccn->base + CCN_MN_ERRINT_STATUS); |
0811ef7e2 bus: arm-ccn: fix... |
1480 1481 1482 |
err = devm_request_irq(ccn->dev, irq, arm_ccn_irq_handler, IRQF_NOBALANCING | IRQF_NO_THREAD, dev_name(ccn->dev), ccn); |
a33b0daab bus: ARM CCN PMU ... |
1483 1484 |
if (err) return err; |
ffa415245 bus: arm-ccn: cpu... |
1485 |
ccn->irq = irq; |
a33b0daab bus: ARM CCN PMU ... |
1486 1487 1488 1489 1490 1491 1492 1493 |
} /* Build topology */ err = arm_ccn_for_each_valid_region(ccn, arm_ccn_get_nodes_num); if (err) return err; |
0a240c5b4 bus: arm-ccn: Use... |
1494 1495 1496 1497 |
ccn->node = devm_kcalloc(ccn->dev, ccn->num_nodes, sizeof(*ccn->node), GFP_KERNEL); ccn->xp = devm_kcalloc(ccn->dev, ccn->num_xps, sizeof(*ccn->node), GFP_KERNEL); |
a33b0daab bus: ARM CCN PMU ... |
1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 |
if (!ccn->node || !ccn->xp) return -ENOMEM; err = arm_ccn_for_each_valid_region(ccn, arm_ccn_init_nodes); if (err) return err; return arm_ccn_pmu_init(ccn); } static int arm_ccn_remove(struct platform_device *pdev) { struct arm_ccn *ccn = platform_get_drvdata(pdev); arm_ccn_pmu_cleanup(ccn); return 0; } static const struct of_device_id arm_ccn_match[] = { |
2941be216 bus: arm-ccn: Ena... |
1518 |
{ .compatible = "arm,ccn-502", }, |
a33b0daab bus: ARM CCN PMU ... |
1519 1520 1521 |
{ .compatible = "arm,ccn-504", }, {}, }; |
60aba820d bus: arm-ccn: Fix... |
1522 |
MODULE_DEVICE_TABLE(of, arm_ccn_match); |
a33b0daab bus: ARM CCN PMU ... |
1523 1524 1525 1526 1527 |
static struct platform_driver arm_ccn_driver = { .driver = { .name = "arm-ccn", .of_match_table = arm_ccn_match, |
5345ede4a drivers/perf: Pre... |
1528 |
.suppress_bind_attrs = true, |
a33b0daab bus: ARM CCN PMU ... |
1529 1530 1531 1532 1533 1534 1535 |
}, .probe = arm_ccn_probe, .remove = arm_ccn_remove, }; static int __init arm_ccn_init(void) { |
fdc15a36d bus/arm-ccn: Conv... |
1536 |
int i, ret; |
8df038725 bus/arm-ccn: Use ... |
1537 |
ret = cpuhp_setup_state_multi(CPUHP_AP_PERF_ARM_CCN_ONLINE, |
73c1b41e6 cpu/hotplug: Clea... |
1538 |
"perf/arm/ccn:online", NULL, |
8df038725 bus/arm-ccn: Use ... |
1539 |
arm_ccn_pmu_offline_cpu); |
fdc15a36d bus/arm-ccn: Conv... |
1540 1541 |
if (ret) return ret; |
a33b0daab bus: ARM CCN PMU ... |
1542 1543 1544 |
for (i = 0; i < ARRAY_SIZE(arm_ccn_pmu_events); i++) arm_ccn_pmu_events_attrs[i] = &arm_ccn_pmu_events[i].attr.attr; |
26242b330 bus: arm-ccn: Pre... |
1545 1546 1547 1548 |
ret = platform_driver_register(&arm_ccn_driver); if (ret) cpuhp_remove_multi_state(CPUHP_AP_PERF_ARM_CCN_ONLINE); return ret; |
a33b0daab bus: ARM CCN PMU ... |
1549 1550 1551 1552 1553 |
} static void __exit arm_ccn_exit(void) { platform_driver_unregister(&arm_ccn_driver); |
b69f63ebf bus: arm-ccn: fix... |
1554 |
cpuhp_remove_multi_state(CPUHP_AP_PERF_ARM_CCN_ONLINE); |
a33b0daab bus: ARM CCN PMU ... |
1555 1556 1557 1558 1559 1560 |
} module_init(arm_ccn_init); module_exit(arm_ccn_exit); MODULE_AUTHOR("Pawel Moll <pawel.moll@arm.com>"); |
75dc34414 perf/arm-cc*: Fix... |
1561 |
MODULE_LICENSE("GPL v2"); |