Blame view
drivers/phy/samsung/phy-exynos5250-sata.c
6.88 KB
bcff4cba4 PHY: Exynos: Add ... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 |
/* * Samsung SATA SerDes(PHY) driver * * Copyright (C) 2013 Samsung Electronics Co., Ltd. * Authors: Girish K S <ks.giri@samsung.com> * Yuvaraj Kumar C D <yuvaraj.cd@samsung.com> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #include <linux/clk.h> #include <linux/delay.h> #include <linux/io.h> #include <linux/i2c.h> #include <linux/kernel.h> #include <linux/module.h> #include <linux/of.h> #include <linux/of_address.h> #include <linux/phy/phy.h> #include <linux/platform_device.h> #include <linux/regmap.h> #include <linux/spinlock.h> #include <linux/mfd/syscon.h> #define SATAPHY_CONTROL_OFFSET 0x0724 #define EXYNOS5_SATAPHY_PMU_ENABLE BIT(0) #define EXYNOS5_SATA_RESET 0x4 #define RESET_GLOBAL_RST_N BIT(0) #define RESET_CMN_RST_N BIT(1) #define RESET_CMN_BLOCK_RST_N BIT(2) #define RESET_CMN_I2C_RST_N BIT(3) #define RESET_TX_RX_PIPE_RST_N BIT(4) #define RESET_TX_RX_BLOCK_RST_N BIT(5) #define RESET_TX_RX_I2C_RST_N (BIT(6) | BIT(7)) #define LINK_RESET 0xf0000 #define EXYNOS5_SATA_MODE0 0x10 #define SATA_SPD_GEN3 BIT(1) #define EXYNOS5_SATA_CTRL0 0x14 #define CTRL0_P0_PHY_CALIBRATED_SEL BIT(9) #define CTRL0_P0_PHY_CALIBRATED BIT(8) #define EXYNOS5_SATA_PHSATA_CTRLM 0xe0 #define PHCTRLM_REF_RATE BIT(1) #define PHCTRLM_HIGH_SPEED BIT(0) #define EXYNOS5_SATA_PHSATA_STATM 0xf0 #define PHSTATM_PLL_LOCKED BIT(0) #define PHY_PLL_TIMEOUT (usecs_to_jiffies(1000)) struct exynos_sata_phy { struct phy *phy; struct clk *phyclk; void __iomem *regs; struct regmap *pmureg; struct i2c_client *client; }; static int wait_for_reg_status(void __iomem *base, u32 reg, u32 checkbit, u32 status) { unsigned long timeout = jiffies + PHY_PLL_TIMEOUT; while (time_before(jiffies, timeout)) { if ((readl(base + reg) & checkbit) == status) return 0; } return -EFAULT; } static int exynos_sata_phy_power_on(struct phy *phy) { struct exynos_sata_phy *sata_phy = phy_get_drvdata(phy); return regmap_update_bits(sata_phy->pmureg, SATAPHY_CONTROL_OFFSET, EXYNOS5_SATAPHY_PMU_ENABLE, true); } static int exynos_sata_phy_power_off(struct phy *phy) { struct exynos_sata_phy *sata_phy = phy_get_drvdata(phy); return regmap_update_bits(sata_phy->pmureg, SATAPHY_CONTROL_OFFSET, EXYNOS5_SATAPHY_PMU_ENABLE, false); } static int exynos_sata_phy_init(struct phy *phy) { u32 val = 0; int ret = 0; u8 buf[] = { 0x3a, 0x0b }; struct exynos_sata_phy *sata_phy = phy_get_drvdata(phy); ret = regmap_update_bits(sata_phy->pmureg, SATAPHY_CONTROL_OFFSET, EXYNOS5_SATAPHY_PMU_ENABLE, true); if (ret != 0) dev_err(&sata_phy->phy->dev, "phy init failed "); writel(val, sata_phy->regs + EXYNOS5_SATA_RESET); val = readl(sata_phy->regs + EXYNOS5_SATA_RESET); val |= RESET_GLOBAL_RST_N | RESET_CMN_RST_N | RESET_CMN_BLOCK_RST_N | RESET_CMN_I2C_RST_N | RESET_TX_RX_PIPE_RST_N | RESET_TX_RX_BLOCK_RST_N | RESET_TX_RX_I2C_RST_N; writel(val, sata_phy->regs + EXYNOS5_SATA_RESET); val = readl(sata_phy->regs + EXYNOS5_SATA_RESET); val |= LINK_RESET; writel(val, sata_phy->regs + EXYNOS5_SATA_RESET); val = readl(sata_phy->regs + EXYNOS5_SATA_RESET); val |= RESET_CMN_RST_N; writel(val, sata_phy->regs + EXYNOS5_SATA_RESET); val = readl(sata_phy->regs + EXYNOS5_SATA_PHSATA_CTRLM); val &= ~PHCTRLM_REF_RATE; writel(val, sata_phy->regs + EXYNOS5_SATA_PHSATA_CTRLM); /* High speed enable for Gen3 */ val = readl(sata_phy->regs + EXYNOS5_SATA_PHSATA_CTRLM); val |= PHCTRLM_HIGH_SPEED; writel(val, sata_phy->regs + EXYNOS5_SATA_PHSATA_CTRLM); val = readl(sata_phy->regs + EXYNOS5_SATA_CTRL0); val |= CTRL0_P0_PHY_CALIBRATED_SEL | CTRL0_P0_PHY_CALIBRATED; writel(val, sata_phy->regs + EXYNOS5_SATA_CTRL0); val = readl(sata_phy->regs + EXYNOS5_SATA_MODE0); val |= SATA_SPD_GEN3; writel(val, sata_phy->regs + EXYNOS5_SATA_MODE0); ret = i2c_master_send(sata_phy->client, buf, sizeof(buf)); if (ret < 0) return ret; /* release cmu reset */ val = readl(sata_phy->regs + EXYNOS5_SATA_RESET); val &= ~RESET_CMN_RST_N; writel(val, sata_phy->regs + EXYNOS5_SATA_RESET); val = readl(sata_phy->regs + EXYNOS5_SATA_RESET); val |= RESET_CMN_RST_N; writel(val, sata_phy->regs + EXYNOS5_SATA_RESET); ret = wait_for_reg_status(sata_phy->regs, EXYNOS5_SATA_PHSATA_STATM, PHSTATM_PLL_LOCKED, 1); if (ret < 0) dev_err(&sata_phy->phy->dev, "PHY PLL locking failed "); return ret; } |
4a9e5ca1a phy: Constify str... |
158 |
static const struct phy_ops exynos_sata_phy_ops = { |
bcff4cba4 PHY: Exynos: Add ... |
159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 |
.init = exynos_sata_phy_init, .power_on = exynos_sata_phy_power_on, .power_off = exynos_sata_phy_power_off, .owner = THIS_MODULE, }; static int exynos_sata_phy_probe(struct platform_device *pdev) { struct exynos_sata_phy *sata_phy; struct device *dev = &pdev->dev; struct resource *res; struct phy_provider *phy_provider; struct device_node *node; int ret = 0; sata_phy = devm_kzalloc(dev, sizeof(*sata_phy), GFP_KERNEL); if (!sata_phy) return -ENOMEM; res = platform_get_resource(pdev, IORESOURCE_MEM, 0); sata_phy->regs = devm_ioremap_resource(dev, res); if (IS_ERR(sata_phy->regs)) return PTR_ERR(sata_phy->regs); sata_phy->pmureg = syscon_regmap_lookup_by_phandle(dev->of_node, "samsung,syscon-phandle"); if (IS_ERR(sata_phy->pmureg)) { dev_err(dev, "syscon regmap lookup failed. "); return PTR_ERR(sata_phy->pmureg); } node = of_parse_phandle(dev->of_node, "samsung,exynos-sataphy-i2c-phandle", 0); if (!node) return -EINVAL; sata_phy->client = of_find_i2c_device_by_node(node); if (!sata_phy->client) return -EPROBE_DEFER; dev_set_drvdata(dev, sata_phy); sata_phy->phyclk = devm_clk_get(dev, "sata_phyctrl"); if (IS_ERR(sata_phy->phyclk)) { dev_err(dev, "failed to get clk for PHY "); return PTR_ERR(sata_phy->phyclk); } ret = clk_prepare_enable(sata_phy->phyclk); if (ret < 0) { dev_err(dev, "failed to enable source clk "); return ret; } |
dbc98635e phy: remove the o... |
216 |
sata_phy->phy = devm_phy_create(dev, NULL, &exynos_sata_phy_ops); |
bcff4cba4 PHY: Exynos: Add ... |
217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 |
if (IS_ERR(sata_phy->phy)) { clk_disable_unprepare(sata_phy->phyclk); dev_err(dev, "failed to create PHY "); return PTR_ERR(sata_phy->phy); } phy_set_drvdata(sata_phy->phy, sata_phy); phy_provider = devm_of_phy_provider_register(dev, of_phy_simple_xlate); if (IS_ERR(phy_provider)) { clk_disable_unprepare(sata_phy->phyclk); return PTR_ERR(phy_provider); } return 0; } static const struct of_device_id exynos_sata_phy_of_match[] = { { .compatible = "samsung,exynos5250-sata-phy" }, { }, }; MODULE_DEVICE_TABLE(of, exynos_sata_phy_of_match); static struct platform_driver exynos_sata_phy_driver = { .probe = exynos_sata_phy_probe, .driver = { .of_match_table = exynos_sata_phy_of_match, .name = "samsung,sata-phy", |
bcff4cba4 PHY: Exynos: Add ... |
247 248 249 250 251 |
} }; module_platform_driver(exynos_sata_phy_driver); MODULE_DESCRIPTION("Samsung SerDes PHY driver"); |
fe04e4297 PHY: Exynos: fix ... |
252 |
MODULE_LICENSE("GPL v2"); |
bcff4cba4 PHY: Exynos: Add ... |
253 254 |
MODULE_AUTHOR("Girish K S <ks.giri@samsung.com>"); MODULE_AUTHOR("Yuvaraj C D <yuvaraj.cd@samsung.com>"); |