Blame view
drivers/thermal/intel_soc_dts_thermal.c
2.92 KB
bc40b5e32
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 |
/* * intel_soc_dts_thermal.c * Copyright (c) 2014, Intel Corporation. * * This program is free software; you can redistribute it and/or modify it * under the terms and conditions of the GNU General Public License, * version 2, as published by the Free Software Foundation. * * This program is distributed in the hope it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for * more details. * */ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt #include <linux/module.h> |
bc40b5e32
|
19 |
#include <linux/interrupt.h> |
bc40b5e32
|
20 |
#include <asm/cpu_device_id.h> |
ce53da02e
|
21 |
#include <asm/intel-family.h> |
3a2419f86
|
22 |
#include "intel_soc_dts_iosf.h" |
bc40b5e32
|
23 24 |
#define CRITICAL_OFFSET_FROM_TJ_MAX 5000 |
bc40b5e32
|
25 26 27 28 |
static int crit_offset = CRITICAL_OFFSET_FROM_TJ_MAX; module_param(crit_offset, int, 0644); MODULE_PARM_DESC(crit_offset, "Critical Temperature offset from tj max in millidegree Celsius."); |
3a2419f86
|
29 30 |
/* IRQ 86 is a fixed APIC interrupt for BYT DTS Aux threshold notifications */ #define BYT_SOC_DTS_APIC_IRQ 86 |
bc40b5e32
|
31 |
|
3a2419f86
|
32 33 |
static int soc_dts_thres_irq; static struct intel_soc_dts_sensors *soc_dts; |
bc40b5e32
|
34 35 36 |
static irqreturn_t soc_irq_thread_fn(int irq, void *dev_data) { |
bc40b5e32
|
37 38 |
pr_debug("proc_thermal_interrupt "); |
3a2419f86
|
39 |
intel_soc_dts_iosf_interrupt_handler(soc_dts); |
bc40b5e32
|
40 41 42 43 44 |
return IRQ_HANDLED; } static const struct x86_cpu_id soc_thermal_ids[] = { |
ce53da02e
|
45 46 |
{ X86_VENDOR_INTEL, 6, INTEL_FAM6_ATOM_SILVERMONT1, 0, BYT_SOC_DTS_APIC_IRQ}, |
bc40b5e32
|
47 48 49 50 51 52 |
{} }; MODULE_DEVICE_TABLE(x86cpu, soc_thermal_ids); static int __init intel_soc_thermal_init(void) { |
bc40b5e32
|
53 |
int err = 0; |
bc40b5e32
|
54 55 56 57 58 |
const struct x86_cpu_id *match_cpu; match_cpu = x86_match_cpu(soc_thermal_ids); if (!match_cpu) return -ENODEV; |
3a2419f86
|
59 60 61 62 63 |
/* Create a zone with 2 trips with marked as read only */ soc_dts = intel_soc_dts_iosf_init(INTEL_SOC_DTS_INTERRUPT_APIC, 2, 1); if (IS_ERR(soc_dts)) { err = PTR_ERR(soc_dts); return err; |
bc40b5e32
|
64 |
} |
3a2419f86
|
65 |
soc_dts_thres_irq = (int)match_cpu->driver_data; |
bc40b5e32
|
66 |
|
6c355fafe
|
67 68 69 70 71 72 |
if (soc_dts_thres_irq) { err = request_threaded_irq(soc_dts_thres_irq, NULL, soc_irq_thread_fn, IRQF_TRIGGER_RISING | IRQF_ONESHOT, "soc_dts", soc_dts); if (err) { |
68b2440b2
|
73 74 75 76 77 78 79 |
/* * Do not just error out because the user space thermal * daemon such as DPTF may use polling instead of being * interrupt driven. */ pr_warn("request_threaded_irq ret %d ", err); |
6c355fafe
|
80 |
} |
bc40b5e32
|
81 |
} |
3a2419f86
|
82 83 84 85 |
err = intel_soc_dts_iosf_add_read_only_critical_trip(soc_dts, crit_offset); if (err) goto error_trips; |
bc40b5e32
|
86 87 |
return 0; |
3a2419f86
|
88 |
error_trips: |
6c355fafe
|
89 90 |
if (soc_dts_thres_irq) free_irq(soc_dts_thres_irq, soc_dts); |
3a2419f86
|
91 |
intel_soc_dts_iosf_exit(soc_dts); |
bc40b5e32
|
92 93 94 95 96 97 |
return err; } static void __exit intel_soc_thermal_exit(void) { |
6c355fafe
|
98 99 |
if (soc_dts_thres_irq) free_irq(soc_dts_thres_irq, soc_dts); |
3a2419f86
|
100 |
intel_soc_dts_iosf_exit(soc_dts); |
bc40b5e32
|
101 102 103 104 105 106 107 108 |
} module_init(intel_soc_thermal_init) module_exit(intel_soc_thermal_exit) MODULE_DESCRIPTION("Intel SoC DTS Thermal Driver"); MODULE_AUTHOR("Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com>"); MODULE_LICENSE("GPL v2"); |