Blame view
drivers/scsi/hpsa_cmd.h
28.2 KB
edd163687
|
1 2 |
/* * Disk Array driver for HP Smart Array SAS controllers |
9e21760e4
|
3 |
* Copyright (c) 2019-2020 Microchip Technology Inc. and its subsidiaries |
94c7bc319
|
4 |
* Copyright 2016 Microsemi Corporation |
1358f6dc5
|
5 6 |
* Copyright 2014-2015 PMC-Sierra, Inc. * Copyright 2000,2009-2015 Hewlett-Packard Development Company, L.P. |
edd163687
|
7 8 9 10 11 12 13 14 15 16 |
* * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; version 2 of the License. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or * NON INFRINGEMENT. See the GNU General Public License for more details. * |
94c7bc319
|
17 |
* Questions/Comments/Bugfixes to esc.storagedev@microsemi.com |
edd163687
|
18 19 20 21 22 23 24 |
* */ #ifndef HPSA_CMD_H #define HPSA_CMD_H /* general boundary defintions */ #define SENSEINFOBYTES 32 /* may vary between hbas */ |
d66ae08ba
|
25 |
#define SG_ENTRIES_IN_CMD 32 /* Max SG entries excluding chain blocks */ |
33a2ffce5
|
26 |
#define HPSA_SG_CHAIN 0x80000000 |
e1d9cbfa0
|
27 |
#define HPSA_SG_LAST 0x40000000 |
edd163687
|
28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 |
#define MAXREPLYQS 256 /* Command Status value */ #define CMD_SUCCESS 0x0000 #define CMD_TARGET_STATUS 0x0001 #define CMD_DATA_UNDERRUN 0x0002 #define CMD_DATA_OVERRUN 0x0003 #define CMD_INVALID 0x0004 #define CMD_PROTOCOL_ERR 0x0005 #define CMD_HARDWARE_ERR 0x0006 #define CMD_CONNECTION_LOST 0x0007 #define CMD_ABORTED 0x0008 #define CMD_ABORT_FAILED 0x0009 #define CMD_UNSOLICITED_ABORT 0x000A #define CMD_TIMEOUT 0x000B #define CMD_UNABORTABLE 0x000C |
9437ac43e
|
44 |
#define CMD_TMF_STATUS 0x000D |
283b4a9b9
|
45 |
#define CMD_IOACCEL_DISABLED 0x000E |
25163bd51
|
46 47 48 49 50 |
#define CMD_CTLR_LOCKUP 0xffff /* Note: CMD_CTLR_LOCKUP is not a value defined by the CISS spec * it is a value defined by the driver that commands can be marked * with when a controller lockup has been detected by the driver */ |
283b4a9b9
|
51 |
|
9437ac43e
|
52 53 54 55 56 57 58 59 |
/* TMF function status values */ #define CISS_TMF_COMPLETE 0x00 #define CISS_TMF_INVALID_FRAME 0x02 #define CISS_TMF_NOT_SUPPORTED 0x04 #define CISS_TMF_FAILED 0x05 #define CISS_TMF_SUCCESS 0x08 #define CISS_TMF_WRONG_LUN 0x09 #define CISS_TMF_OVERLAPPED_TAG 0x0a |
edd163687
|
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 |
/* Unit Attentions ASC's as defined for the MSA2012sa */ #define POWER_OR_RESET 0x29 #define STATE_CHANGED 0x2a #define UNIT_ATTENTION_CLEARED 0x2f #define LUN_FAILED 0x3e #define REPORT_LUNS_CHANGED 0x3f /* Unit Attentions ASCQ's as defined for the MSA2012sa */ /* These ASCQ's defined for ASC = POWER_OR_RESET */ #define POWER_ON_RESET 0x00 #define POWER_ON_REBOOT 0x01 #define SCSI_BUS_RESET 0x02 #define MSA_TARGET_RESET 0x03 #define CONTROLLER_FAILOVER 0x04 #define TRANSCEIVER_SE 0x05 #define TRANSCEIVER_LVD 0x06 /* These ASCQ's defined for ASC = STATE_CHANGED */ #define RESERVATION_PREEMPTED 0x03 #define ASYM_ACCESS_CHANGED 0x06 #define LUN_CAPACITY_CHANGED 0x09 /* transfer direction */ #define XFER_NONE 0x00 #define XFER_WRITE 0x01 #define XFER_READ 0x02 #define XFER_RSVD 0x03 /* task attribute */ #define ATTR_UNTAGGED 0x00 #define ATTR_SIMPLE 0x04 #define ATTR_HEADOFQUEUE 0x05 #define ATTR_ORDERED 0x06 #define ATTR_ACA 0x07 /* cdb type */ |
54b6e9e97
|
98 99 100 |
#define TYPE_CMD 0x00 #define TYPE_MSG 0x01 #define TYPE_IOACCEL2_CMD 0x81 /* 0x81 is not used by hardware */ |
edd163687
|
101 |
|
75167d2cc
|
102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 |
/* Message Types */ #define HPSA_TASK_MANAGEMENT 0x00 #define HPSA_RESET 0x01 #define HPSA_SCAN 0x02 #define HPSA_NOOP 0x03 #define HPSA_CTLR_RESET_TYPE 0x00 #define HPSA_BUS_RESET_TYPE 0x01 #define HPSA_TARGET_RESET_TYPE 0x03 #define HPSA_LUN_RESET_TYPE 0x04 #define HPSA_NEXUS_RESET_TYPE 0x05 /* Task Management Functions */ #define HPSA_TMF_ABORT_TASK 0x00 #define HPSA_TMF_ABORT_TASK_SET 0x01 #define HPSA_TMF_CLEAR_ACA 0x02 #define HPSA_TMF_CLEAR_TASK_SET 0x03 #define HPSA_TMF_QUERY_TASK 0x04 #define HPSA_TMF_QUERY_TASK_SET 0x05 #define HPSA_TMF_QUERY_ASYNCEVENT 0x06 |
edd163687
|
122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 |
/* config space register offsets */ #define CFG_VENDORID 0x00 #define CFG_DEVICEID 0x02 #define CFG_I2OBAR 0x10 #define CFG_MEM1BAR 0x14 /* i2o space register offsets */ #define I2O_IBDB_SET 0x20 #define I2O_IBDB_CLEAR 0x70 #define I2O_INT_STATUS 0x30 #define I2O_INT_MASK 0x34 #define I2O_IBPOST_Q 0x40 #define I2O_OBPOST_Q 0x44 #define I2O_DMA1_CFG 0x214 /* Configuration Table */ #define CFGTBL_ChangeReq 0x00000001l #define CFGTBL_AccCmds 0x00000001l |
1df8552ab
|
140 |
#define DOORBELL_CTLR_RESET 0x00000004l |
cf0b08d0c
|
141 |
#define DOORBELL_CTLR_RESET2 0x00000020l |
76438d087
|
142 |
#define DOORBELL_CLEAR_EVENTS 0x00000040l |
b9b08cade
|
143 |
#define DOORBELL_GENERATE_CHKPT 0x00000080l |
edd163687
|
144 145 |
#define CFGTBL_Trans_Simple 0x00000002l |
303932fd4
|
146 |
#define CFGTBL_Trans_Performant 0x00000004l |
e1f7de0cd
|
147 |
#define CFGTBL_Trans_io_accel1 0x00000080l |
1f7cee8c7
|
148 |
#define CFGTBL_Trans_io_accel2 0x00000100l |
960a30e7a
|
149 |
#define CFGTBL_Trans_use_short_tags 0x20000000l |
254f796b9
|
150 |
#define CFGTBL_Trans_enable_directed_msix (1 << 30) |
edd163687
|
151 152 153 154 155 |
#define CFGTBL_BusType_Ultra2 0x00000001l #define CFGTBL_BusType_Ultra3 0x00000002l #define CFGTBL_BusType_Fibre1G 0x00000100l #define CFGTBL_BusType_Fibre2G 0x00000200l |
283b4a9b9
|
156 157 |
/* VPD Inquiry types */ |
85b29008d
|
158 |
#define HPSA_INQUIRY_FAILED 0x02 |
1b70150af
|
159 |
#define HPSA_VPD_SUPPORTED_PAGES 0x00 |
8383278d2
|
160 |
#define HPSA_VPD_LV_DEVICE_ID 0x83 |
283b4a9b9
|
161 162 |
#define HPSA_VPD_LV_DEVICE_GEOMETRY 0xC1 #define HPSA_VPD_LV_IOACCEL_STATUS 0xC2 |
9846590ed
|
163 |
#define HPSA_VPD_LV_STATUS 0xC3 |
1b70150af
|
164 |
#define HPSA_VPD_HEADER_SZ 4 |
283b4a9b9
|
165 |
|
9846590ed
|
166 |
/* Logical volume states */ |
67955ba36
|
167 |
#define HPSA_VPD_LV_STATUS_UNSUPPORTED 0xff |
9846590ed
|
168 |
#define HPSA_LV_OK 0x0 |
85b29008d
|
169 |
#define HPSA_LV_FAILED 0x01 |
5ca012044
|
170 |
#define HPSA_LV_NOT_AVAILABLE 0x0b |
9846590ed
|
171 172 173 174 175 176 177 178 179 180 |
#define HPSA_LV_UNDERGOING_ERASE 0x0F #define HPSA_LV_UNDERGOING_RPI 0x12 #define HPSA_LV_PENDING_RPI 0x13 #define HPSA_LV_ENCRYPTED_NO_KEY 0x14 #define HPSA_LV_PLAINTEXT_IN_ENCRYPT_ONLY_CONTROLLER 0x15 #define HPSA_LV_UNDERGOING_ENCRYPTION 0x16 #define HPSA_LV_UNDERGOING_ENCRYPTION_REKEYING 0x17 #define HPSA_LV_ENCRYPTED_IN_NON_ENCRYPTED_CONTROLLER 0x18 #define HPSA_LV_PENDING_ENCRYPTION 0x19 #define HPSA_LV_PENDING_ENCRYPTION_REKEYING 0x1A |
edd163687
|
181 |
struct vals32 { |
01a02ffcd
|
182 183 |
u32 lower; u32 upper; |
edd163687
|
184 185 186 187 |
}; union u64bit { struct vals32 val32; |
01a02ffcd
|
188 |
u64 val; |
edd163687
|
189 190 191 |
}; /* FIXME this is a per controller value (barf!) */ |
b7ec021fe
|
192 |
#define HPSA_MAX_LUN 1024 |
edd163687
|
193 |
#define HPSA_MAX_PHYS_LUN 1024 |
aca4a5200
|
194 |
#define MAX_EXT_TARGETS 32 |
b7ec021fe
|
195 |
#define HPSA_MAX_DEVICES (HPSA_MAX_PHYS_LUN + HPSA_MAX_LUN + \ |
aca4a5200
|
196 |
MAX_EXT_TARGETS + 1) /* + 1 is for the controller itself */ |
edd163687
|
197 198 199 200 201 202 |
/* SCSI-3 Commands */ #pragma pack(1) #define HPSA_INQUIRY 0x12 struct InquiryData { |
01a02ffcd
|
203 |
u8 data_byte[36]; |
edd163687
|
204 205 206 207 |
}; #define HPSA_REPORT_LOG 0xc2 /* Report Logical LUNs */ #define HPSA_REPORT_PHYS 0xc3 /* Report Physical LUNs */ |
a93aa1fe0
|
208 |
#define HPSA_REPORT_PHYS_EXTENDED 0x02 |
283b4a9b9
|
209 210 211 212 213 214 215 216 217 218 219 220 221 222 |
#define HPSA_CISS_READ 0xc0 /* CISS Read */ #define HPSA_GET_RAID_MAP 0xc8 /* CISS Get RAID Layout Map */ #define RAID_MAP_MAX_ENTRIES 256 struct raid_map_disk_data { u32 ioaccel_handle; /**< Handle to access this disk via the * I/O accelerator */ u8 xor_mult[2]; /**< XOR multipliers for this position, * valid for data disks only */ u8 reserved[2]; }; struct raid_map_data { |
2b08b3e9d
|
223 224 225 |
__le32 structure_size; /* Size of entire structure in bytes */ __le32 volume_blk_size; /* bytes / block in the volume */ __le64 volume_blk_cnt; /* logical blocks on the volume */ |
283b4a9b9
|
226 227 228 229 230 231 |
u8 phys_blk_shift; /* Shift factor to convert between * units of logical blocks and physical * disk blocks */ u8 parity_rotation_shift; /* Shift factor to convert between units * of logical stripes and physical * stripes */ |
2b08b3e9d
|
232 233 234 235 236 |
__le16 strip_size; /* blocks used on each disk / stripe */ __le64 disk_starting_blk; /* First disk block used in volume */ __le64 disk_blk_cnt; /* disk blocks used by volume / disk */ __le16 data_disks_per_row; /* data disk entries / row in the map */ __le16 metadata_disks_per_row;/* mirror/parity disk entries / row |
283b4a9b9
|
237 |
* in the map */ |
2b08b3e9d
|
238 239 |
__le16 row_cnt; /* rows in each layout map */ __le16 layout_map_count; /* layout maps (1 map per mirror/parity |
283b4a9b9
|
240 |
* group) */ |
2b08b3e9d
|
241 |
__le16 flags; /* Bit 0 set if encryption enabled */ |
dd0e19f3c
|
242 |
#define RAID_MAP_FLAG_ENCRYPT_ON 0x01 |
2b08b3e9d
|
243 |
__le16 dekindex; /* Data encryption key index. */ |
dd0e19f3c
|
244 |
u8 reserved[16]; |
283b4a9b9
|
245 246 |
struct raid_map_disk_data data[RAID_MAP_MAX_ENTRIES]; }; |
edd163687
|
247 |
struct ReportLUNdata { |
01a02ffcd
|
248 |
u8 LUNListLength[4]; |
283b4a9b9
|
249 250 |
u8 extended_response_flag; u8 reserved[3]; |
01a02ffcd
|
251 |
u8 LUN[HPSA_MAX_LUN][8]; |
edd163687
|
252 |
}; |
d5b5d9645
|
253 254 |
struct ext_report_lun_entry { u8 lunid[8]; |
41ce4c355
|
255 |
#define MASKED_DEVICE(x) ((x)[3] & 0xC0) |
033837363
|
256 257 258 259 |
#define GET_BMIC_BUS(lunid) ((lunid)[7] & 0x3F) #define GET_BMIC_LEVEL_TWO_TARGET(lunid) ((lunid)[6]) #define GET_BMIC_DRIVE_NUMBER(lunid) (((GET_BMIC_BUS((lunid)) - 1) << 8) + \ GET_BMIC_LEVEL_TWO_TARGET((lunid))) |
d5b5d9645
|
260 261 262 263 264 265 266 |
u8 wwid[8]; u8 device_type; u8 device_flags; u8 lun_count; /* multi-lun device, how many luns */ u8 redundant_paths; u32 ioaccel_handle; /* ioaccel1 only uses lower 16 bits */ }; |
edd163687
|
267 |
struct ReportExtendedLUNdata { |
01a02ffcd
|
268 269 270 |
u8 LUNListLength[4]; u8 extended_response_flag; u8 reserved[3]; |
92084715f
|
271 |
struct ext_report_lun_entry LUN[HPSA_MAX_PHYS_LUN]; |
edd163687
|
272 273 274 |
}; struct SenseSubsystem_info { |
01a02ffcd
|
275 276 277 |
u8 reserved[36]; u8 portname[8]; u8 reserved1[1108]; |
edd163687
|
278 |
}; |
edd163687
|
279 280 281 282 283 |
/* BMIC commands */ #define BMIC_READ 0x26 #define BMIC_WRITE 0x27 #define BMIC_CACHE_FLUSH 0xc2 #define HPSA_CACHE_FLUSH 0x01 /* C2 was already being used by HPSA */ |
e85c59746
|
284 |
#define BMIC_FLASH_FIRMWARE 0xF7 |
316b221a3
|
285 |
#define BMIC_SENSE_CONTROLLER_PARAMETERS 0x64 |
033837363
|
286 |
#define BMIC_IDENTIFY_PHYSICAL_DEVICE 0x15 |
66749d0d6
|
287 |
#define BMIC_IDENTIFY_CONTROLLER 0x11 |
c2adae44e
|
288 289 |
#define BMIC_SET_DIAG_OPTIONS 0xF4 #define BMIC_SENSE_DIAG_OPTIONS 0xF5 |
d9e52fb16
|
290 |
#define HPSA_DIAG_OPTS_DISABLE_RLD_CACHING 0x80000000 |
d04e62b9d
|
291 |
#define BMIC_SENSE_SUBSYSTEM_INFORMATION 0x66 |
cca8f13b4
|
292 |
#define BMIC_SENSE_STORAGE_BOX_PARAMS 0x65 |
edd163687
|
293 294 295 296 |
/* Command List Structure */ union SCSI3Addr { struct { |
01a02ffcd
|
297 298 299 |
u8 Dev; u8 Bus:6; u8 Mode:2; /* b00 */ |
edd163687
|
300 301 |
} PeripDev; struct { |
01a02ffcd
|
302 303 304 |
u8 DevLSB; u8 DevMSB:6; u8 Mode:2; /* b01 */ |
edd163687
|
305 306 |
} LogDev; struct { |
01a02ffcd
|
307 308 309 310 |
u8 Dev:5; u8 Bus:3; u8 Targ:6; u8 Mode:2; /* b10 */ |
edd163687
|
311 312 313 314 |
} LogUnit; }; struct PhysDevAddr { |
01a02ffcd
|
315 316 317 |
u32 TargetId:24; u32 Bus:6; u32 Mode:2; |
edd163687
|
318 319 320 321 322 |
/* 2 level target device addr */ union SCSI3Addr Target[2]; }; struct LogDevAddr { |
01a02ffcd
|
323 324 325 |
u32 VolId:30; u32 Mode:2; u8 reserved[4]; |
edd163687
|
326 327 328 |
}; union LUNAddr { |
01a02ffcd
|
329 |
u8 LunAddrBytes[8]; |
edd163687
|
330 331 332 333 334 335 |
union SCSI3Addr SCSI3Lun[4]; struct PhysDevAddr PhysDev; struct LogDevAddr LogDev; }; struct CommandListHeader { |
01a02ffcd
|
336 337 |
u8 ReplyQueue; u8 SGList; |
2b08b3e9d
|
338 339 |
__le16 SGTotal; __le64 tag; |
edd163687
|
340 341 342 343 |
union LUNAddr LUN; }; struct RequestBlock { |
01a02ffcd
|
344 |
u8 CDBLen; |
a505b86fd
|
345 346 347 348 349 350 351 352 353 354 355 356 357 |
/* * type_attr_dir: * type: low 3 bits * attr: middle 3 bits * dir: high 2 bits */ u8 type_attr_dir; #define TYPE_ATTR_DIR(t, a, d) ((((d) & 0x03) << 6) |\ (((a) & 0x07) << 3) |\ ((t) & 0x07)) #define GET_TYPE(tad) ((tad) & 0x07) #define GET_ATTR(tad) (((tad) >> 3) & 0x07) #define GET_DIR(tad) (((tad) >> 6) & 0x03) |
01a02ffcd
|
358 359 |
u16 Timeout; u8 CDB[16]; |
edd163687
|
360 361 362 |
}; struct ErrDescriptor { |
2b08b3e9d
|
363 364 |
__le64 Addr; __le32 Len; |
edd163687
|
365 366 367 |
}; struct SGDescriptor { |
2b08b3e9d
|
368 369 370 |
__le64 Addr; __le32 Len; __le32 Ext; |
edd163687
|
371 372 373 374 |
}; union MoreErrInfo { struct { |
01a02ffcd
|
375 376 377 |
u8 Reserved[3]; u8 Type; u32 ErrorInfo; |
edd163687
|
378 379 |
} Common_Info; struct { |
01a02ffcd
|
380 381 382 383 |
u8 Reserved[2]; u8 offense_size; /* size of offending entry */ u8 offense_num; /* byte # of offense 0-base */ u32 offense_value; |
edd163687
|
384 385 386 |
} Invalid_Cmd; }; struct ErrorInfo { |
01a02ffcd
|
387 388 389 390 |
u8 ScsiStatus; u8 SenseLen; u16 CommandStatus; u32 ResidualCnt; |
edd163687
|
391 |
union MoreErrInfo MoreErrInfo; |
01a02ffcd
|
392 |
u8 SenseInfo[SENSEINFOBYTES]; |
edd163687
|
393 394 395 396 |
}; /* Command types */ #define CMD_IOCTL_PEND 0x01 #define CMD_SCSI 0x03 |
e1f7de0cd
|
397 |
#define CMD_IOACCEL1 0x04 |
b66cc250e
|
398 |
#define CMD_IOACCEL2 0x05 |
8be986cc5
|
399 |
#define IOACCEL2_TMF 0x06 |
edd163687
|
400 |
|
f2405db8b
|
401 |
#define DIRECT_LOOKUP_SHIFT 4 |
d896f3f3d
|
402 |
#define DIRECT_LOOKUP_MASK (~((1 << DIRECT_LOOKUP_SHIFT) - 1)) |
303932fd4
|
403 404 |
#define HPSA_ERROR_BIT 0x02 |
edd163687
|
405 |
struct ctlr_info; /* defined in hpsa.h */ |
f2405db8b
|
406 407 |
/* The size of this structure needs to be divisible by 128 * on all architectures. The low 4 bits of the addresses |
303932fd4
|
408 409 410 411 412 413 |
* are used as follows: * * bit 0: to device, used to indicate "performant mode" command * from device, indidcates error status. * bit 1-3: to device, indicates block fetch table entry for * reducing DMA in fetching commands from host memory. |
edd163687
|
414 |
*/ |
303932fd4
|
415 |
|
35d697c45
|
416 |
#define COMMANDLIST_ALIGNMENT 128 |
edd163687
|
417 418 419 420 |
struct CommandList { struct CommandListHeader Header; struct RequestBlock Request; struct ErrDescriptor ErrDesc; |
d66ae08ba
|
421 |
struct SGDescriptor SG[SG_ENTRIES_IN_CMD]; |
edd163687
|
422 |
/* information associated with the command */ |
01a02ffcd
|
423 |
u32 busaddr; /* physical addr of this record */ |
edd163687
|
424 425 426 427 |
struct ErrorInfo *err_info; /* pointer to the allocated mem */ struct ctlr_info *h; int cmd_type; long cmdindex; |
edd163687
|
428 |
struct completion *waiting; |
7fa3030c6
|
429 |
struct scsi_cmnd *scsi_cmd; |
080ef1cc7
|
430 |
struct work_struct work; |
033837363
|
431 432 433 434 435 436 437 438 439 440 441 |
/* * For commands using either of the two "ioaccel" paths to * bypass the RAID stack and go directly to the physical disk * phys_disk is a pointer to the hpsa_scsi_dev_t to which the * i/o is destined. We need to store that here because the command * may potentially encounter TASK SET FULL and need to be resubmitted * For "normal" i/o's not using the "ioaccel" paths, phys_disk is * not used. */ struct hpsa_scsi_dev_t *phys_disk; |
a58e7e53b
|
442 443 |
int abort_pending; |
c5dfd1064
|
444 |
struct hpsa_scsi_dev_t *device; |
360c73bdd
|
445 |
atomic_t refcount; /* Must be last to avoid memset in hpsa_cmd_init() */ |
35d697c45
|
446 |
} __aligned(COMMANDLIST_ALIGNMENT); |
edd163687
|
447 |
|
e1f7de0cd
|
448 449 |
/* Max S/G elements in I/O accelerator command */ #define IOACCEL1_MAXSGENTRIES 24 |
b66cc250e
|
450 |
#define IOACCEL2_MAXSGENTRIES 28 |
e1f7de0cd
|
451 452 453 454 455 |
/* * Structure for I/O accelerator (mode 1) commands. * Note that this structure must be 128-byte aligned in size. */ |
35d697c45
|
456 |
#define IOACCEL1_COMMANDLIST_ALIGNMENT 128 |
e1f7de0cd
|
457 |
struct io_accel1_cmd { |
2b08b3e9d
|
458 |
__le16 dev_handle; /* 0x00 - 0x01 */ |
e1f7de0cd
|
459 460 461 462 463 464 465 466 467 |
u8 reserved1; /* 0x02 */ u8 function; /* 0x03 */ u8 reserved2[8]; /* 0x04 - 0x0B */ u32 err_info; /* 0x0C - 0x0F */ u8 reserved3[2]; /* 0x10 - 0x11 */ u8 err_info_len; /* 0x12 */ u8 reserved4; /* 0x13 */ u8 sgl_offset; /* 0x14 */ u8 reserved5[7]; /* 0x15 - 0x1B */ |
2b08b3e9d
|
468 |
__le32 transfer_len; /* 0x1C - 0x1F */ |
e1f7de0cd
|
469 |
u8 reserved6[4]; /* 0x20 - 0x23 */ |
2b08b3e9d
|
470 |
__le16 io_flags; /* 0x24 - 0x25 */ |
e1f7de0cd
|
471 472 |
u8 reserved7[14]; /* 0x26 - 0x33 */ u8 LUN[8]; /* 0x34 - 0x3B */ |
2b08b3e9d
|
473 |
__le32 control; /* 0x3C - 0x3F */ |
e1f7de0cd
|
474 475 |
u8 CDB[16]; /* 0x40 - 0x4F */ u8 reserved8[16]; /* 0x50 - 0x5F */ |
2b08b3e9d
|
476 477 |
__le16 host_context_flags; /* 0x60 - 0x61 */ __le16 timeout_sec; /* 0x62 - 0x63 */ |
e1f7de0cd
|
478 479 |
u8 ReplyQueue; /* 0x64 */ u8 reserved9[3]; /* 0x65 - 0x67 */ |
2b08b3e9d
|
480 481 |
__le64 tag; /* 0x68 - 0x6F */ __le64 host_addr; /* 0x70 - 0x77 */ |
e1f7de0cd
|
482 483 |
u8 CISS_LUN[8]; /* 0x78 - 0x7F */ struct SGDescriptor SG[IOACCEL1_MAXSGENTRIES]; |
35d697c45
|
484 |
} __aligned(IOACCEL1_COMMANDLIST_ALIGNMENT); |
e1f7de0cd
|
485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 |
#define IOACCEL1_FUNCTION_SCSIIO 0x00 #define IOACCEL1_SGLOFFSET 32 #define IOACCEL1_IOFLAGS_IO_REQ 0x4000 #define IOACCEL1_IOFLAGS_CDBLEN_MASK 0x001F #define IOACCEL1_IOFLAGS_CDBLEN_MAX 16 #define IOACCEL1_CONTROL_NODATAXFER 0x00000000 #define IOACCEL1_CONTROL_DATA_OUT 0x01000000 #define IOACCEL1_CONTROL_DATA_IN 0x02000000 #define IOACCEL1_CONTROL_TASKPRIO_MASK 0x00007800 #define IOACCEL1_CONTROL_TASKPRIO_SHIFT 11 #define IOACCEL1_CONTROL_SIMPLEQUEUE 0x00000000 #define IOACCEL1_CONTROL_HEADOFQUEUE 0x00000100 #define IOACCEL1_CONTROL_ORDEREDQUEUE 0x00000200 #define IOACCEL1_CONTROL_ACA 0x00000400 #define IOACCEL1_HCFLAGS_CISS_FORMAT 0x0013 #define IOACCEL1_BUSADDR_CMDTYPE 0x00000060 |
b66cc250e
|
506 |
struct ioaccel2_sg_element { |
2b08b3e9d
|
507 508 |
__le64 address; __le32 length; |
b66cc250e
|
509 510 511 |
u8 reserved[3]; u8 chain_indicator; #define IOACCEL2_CHAIN 0x80 |
625d7d351
|
512 |
#define IOACCEL2_LAST_SG 0x40 |
b66cc250e
|
513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 |
}; /* * SCSI Response Format structure for IO Accelerator Mode 2 */ struct io_accel2_scsi_response { u8 IU_type; #define IOACCEL2_IU_TYPE_SRF 0x60 u8 reserved1[3]; u8 req_id[4]; /* request identifier */ u8 reserved2[4]; u8 serv_response; /* service response */ #define IOACCEL2_SERV_RESPONSE_COMPLETE 0x000 #define IOACCEL2_SERV_RESPONSE_FAILURE 0x001 #define IOACCEL2_SERV_RESPONSE_TMF_COMPLETE 0x002 #define IOACCEL2_SERV_RESPONSE_TMF_SUCCESS 0x003 #define IOACCEL2_SERV_RESPONSE_TMF_REJECTED 0x004 #define IOACCEL2_SERV_RESPONSE_TMF_WRONG_LUN 0x005 u8 status; /* status */ #define IOACCEL2_STATUS_SR_TASK_COMP_GOOD 0x00 #define IOACCEL2_STATUS_SR_TASK_COMP_CHK_COND 0x02 #define IOACCEL2_STATUS_SR_TASK_COMP_BUSY 0x08 #define IOACCEL2_STATUS_SR_TASK_COMP_RES_CON 0x18 #define IOACCEL2_STATUS_SR_TASK_COMP_SET_FULL 0x28 #define IOACCEL2_STATUS_SR_TASK_COMP_ABORTED 0x40 |
c349775e4
|
538 |
#define IOACCEL2_STATUS_SR_IOACCEL_DISABLED 0x0E |
c40820d51
|
539 540 541 542 543 544 |
#define IOACCEL2_STATUS_SR_IO_ERROR 0x01 #define IOACCEL2_STATUS_SR_IO_ABORTED 0x02 #define IOACCEL2_STATUS_SR_NO_PATH_TO_DEVICE 0x03 #define IOACCEL2_STATUS_SR_INVALID_DEVICE 0x04 #define IOACCEL2_STATUS_SR_UNDERRUN 0x51 #define IOACCEL2_STATUS_SR_OVERRUN 0x75 |
b66cc250e
|
545 546 547 548 549 550 551 552 553 |
u8 data_present; /* low 2 bits */ #define IOACCEL2_NO_DATAPRESENT 0x000 #define IOACCEL2_RESPONSE_DATAPRESENT 0x001 #define IOACCEL2_SENSE_DATA_PRESENT 0x002 #define IOACCEL2_RESERVED 0x003 u8 sense_data_len; /* sense/response data length */ u8 resid_cnt[4]; /* residual count */ u8 sense_data_buff[32]; /* sense/response data buffer */ }; |
b66cc250e
|
554 555 556 557 |
/* * Structure for I/O accelerator (mode 2 or m2) commands. * Note that this structure must be 128-byte aligned in size. */ |
35d697c45
|
558 |
#define IOACCEL2_COMMANDLIST_ALIGNMENT 128 |
b66cc250e
|
559 560 |
struct io_accel2_cmd { u8 IU_type; /* IU Type */ |
dd0e19f3c
|
561 562 563 564 565 566 |
u8 direction; /* direction, memtype, and encryption */ #define IOACCEL2_DIRECTION_MASK 0x03 /* bits 0,1: direction */ #define IOACCEL2_DIRECTION_MEMTYPE_MASK 0x04 /* bit 2: memtype source/dest */ /* 0b=PCIe, 1b=DDR */ #define IOACCEL2_DIRECTION_ENCRYPT_MASK 0x08 /* bit 3: encryption flag */ /* 0=off, 1=on */ |
b66cc250e
|
567 568 |
u8 reply_queue; /* Reply Queue ID */ u8 reserved1; /* Reserved */ |
2b08b3e9d
|
569 570 571 |
__le32 scsi_nexus; /* Device Handle */ __le32 Tag; /* cciss tag, lower 4 bytes only */ __le32 tweak_lower; /* Encryption tweak, lower 4 bytes */ |
b66cc250e
|
572 573 |
u8 cdb[16]; /* SCSI Command Descriptor Block */ u8 cciss_lun[8]; /* 8 byte SCSI address */ |
2b08b3e9d
|
574 |
__le32 data_len; /* Total bytes to transfer */ |
b66cc250e
|
575 576 577 578 |
u8 cmd_priority_task_attr; /* priority and task attrs */ #define IOACCEL2_PRIORITY_MASK 0x78 #define IOACCEL2_ATTR_MASK 0x07 u8 sg_count; /* Number of sg elements */ |
2b08b3e9d
|
579 580 581 582 |
__le16 dekindex; /* Data encryption key index */ __le64 err_ptr; /* Error Pointer */ __le32 err_len; /* Error Length*/ __le32 tweak_upper; /* Encryption tweak, upper 4 bytes */ |
b66cc250e
|
583 584 |
struct ioaccel2_sg_element sg[IOACCEL2_MAXSGENTRIES]; struct io_accel2_scsi_response error_data; |
35d697c45
|
585 |
} __aligned(IOACCEL2_COMMANDLIST_ALIGNMENT); |
b66cc250e
|
586 587 588 589 590 591 |
/* * defines for Mode 2 command struct * FIXME: this can't be all I need mfm */ #define IOACCEL2_IU_TYPE 0x40 |
54b6e9e97
|
592 |
#define IOACCEL2_IU_TMF_TYPE 0x41 |
b66cc250e
|
593 594 595 |
#define IOACCEL2_DIR_NO_DATA 0x00 #define IOACCEL2_DIR_DATA_IN 0x01 #define IOACCEL2_DIR_DATA_OUT 0x02 |
8be986cc5
|
596 |
#define IOACCEL2_TMF_ABORT 0x01 |
b66cc250e
|
597 598 599 600 601 602 603 604 |
/* * SCSI Task Management Request format for Accelerator Mode 2 */ struct hpsa_tmf_struct { u8 iu_type; /* Information Unit Type */ u8 reply_queue; /* Reply Queue ID */ u8 tmf; /* Task Management Function */ u8 reserved1; /* byte 3 Reserved */ |
8be986cc5
|
605 |
__le32 it_nexus; /* SCSI I-T Nexus */ |
b66cc250e
|
606 |
u8 lun_id[8]; /* LUN ID for TMF request */ |
2b08b3e9d
|
607 608 609 610 |
__le64 tag; /* cciss tag associated w/ request */ __le64 abort_tag; /* cciss tag of SCSI cmd or TMF to abort */ __le64 error_ptr; /* Error Pointer */ __le32 error_len; /* Error Length */ |
8be986cc5
|
611 |
} __aligned(IOACCEL2_COMMANDLIST_ALIGNMENT); |
b66cc250e
|
612 |
|
edd163687
|
613 614 |
/* Configuration Table Structure */ struct HostWrite { |
2b08b3e9d
|
615 616 617 618 |
__le32 TransportRequest; __le32 command_pool_addr_hi; __le32 CoalIntDelay; __le32 CoalIntCount; |
edd163687
|
619 |
}; |
303932fd4
|
620 621 622 |
#define SIMPLE_MODE 0x02 #define PERFORMANT_MODE 0x04 #define MEMQ_MODE 0x08 |
e1f7de0cd
|
623 |
#define IOACCEL_MODE_1 0x80 |
303932fd4
|
624 |
|
283b4a9b9
|
625 |
#define DRIVER_SUPPORT_UA_ENABLE 0x00000001 |
edd163687
|
626 |
struct CfgTable { |
2b08b3e9d
|
627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 |
u8 Signature[4]; __le32 SpecValence; __le32 TransportSupport; __le32 TransportActive; struct HostWrite HostWrite; __le32 CmdsOutMax; __le32 BusTypes; __le32 TransMethodOffset; u8 ServerName[16]; __le32 HeartBeat; __le32 driver_support; #define ENABLE_SCSI_PREFETCH 0x100 #define ENABLE_UNIT_ATTN 0x01 __le32 MaxScatterGatherElements; __le32 MaxLogicalUnits; __le32 MaxPhysicalDevices; __le32 MaxPhysicalDrivesPerLogicalUnit; __le32 MaxPerformantModeCommands; __le32 MaxBlockFetch; __le32 PowerConservationSupport; __le32 PowerConservationEnable; __le32 TMFSupportFlags; |
75167d2cc
|
649 650 |
u8 TMFTagMask[8]; u8 reserved[0x78 - 0x70]; |
2b08b3e9d
|
651 652 653 654 655 |
__le32 misc_fw_support; /* offset 0x78 */ #define MISC_FW_DOORBELL_RESET 0x02 #define MISC_FW_DOORBELL_RESET2 0x010 #define MISC_FW_RAID_OFFLOAD_BASIC 0x020 #define MISC_FW_EVENT_NOTIFY 0x080 |
580ada3c1
|
656 |
u8 driver_version[32]; |
2b08b3e9d
|
657 658 659 660 661 662 663 664 665 |
__le32 max_cached_write_size; u8 driver_scratchpad[16]; __le32 max_error_info_length; __le32 io_accel_max_embedded_sg_count; __le32 io_accel_request_size_offset; __le32 event_notify; #define HPSA_EVENT_NOTIFY_ACCEL_IO_PATH_STATE_CHANGE (1 << 30) #define HPSA_EVENT_NOTIFY_ACCEL_IO_PATH_CONFIG_CHANGE (1 << 31) __le32 clear_event_notify; |
303932fd4
|
666 667 668 669 |
}; #define NUM_BLOCKFETCH_ENTRIES 8 struct TransTable_struct { |
2b08b3e9d
|
670 671 672 673 674 |
__le32 BlockFetch[NUM_BLOCKFETCH_ENTRIES]; __le32 RepQSize; __le32 RepQCount; __le32 RepQCtrAddrLow32; __le32 RepQCtrAddrHigh32; |
f89439bc2
|
675 |
#define MAX_REPLY_QUEUES 64 |
254f796b9
|
676 |
struct vals32 RepQAddr[MAX_REPLY_QUEUES]; |
edd163687
|
677 678 679 680 681 682 |
}; struct hpsa_pci_info { unsigned char bus; unsigned char dev_fn; unsigned short domain; |
01a02ffcd
|
683 |
u32 board_id; |
edd163687
|
684 |
}; |
66749d0d6
|
685 686 687 688 689 690 691 692 |
struct bmic_identify_controller { u8 configured_logical_drive_count; /* offset 0 */ u8 pad1[153]; __le16 extended_logical_unit_count; /* offset 154 */ u8 pad2[136]; u8 controller_mode; /* offset 292 */ u8 pad3[32]; }; |
033837363
|
693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 |
struct bmic_identify_physical_device { u8 scsi_bus; /* SCSI Bus number on controller */ u8 scsi_id; /* SCSI ID on this bus */ __le16 block_size; /* sector size in bytes */ __le32 total_blocks; /* number for sectors on drive */ __le32 reserved_blocks; /* controller reserved (RIS) */ u8 model[40]; /* Physical Drive Model */ u8 serial_number[40]; /* Drive Serial Number */ u8 firmware_revision[8]; /* drive firmware revision */ u8 scsi_inquiry_bits; /* inquiry byte 7 bits */ u8 compaq_drive_stamp; /* 0 means drive not stamped */ u8 last_failure_reason; #define BMIC_LAST_FAILURE_TOO_SMALL_IN_LOAD_CONFIG 0x01 #define BMIC_LAST_FAILURE_ERROR_ERASING_RIS 0x02 #define BMIC_LAST_FAILURE_ERROR_SAVING_RIS 0x03 #define BMIC_LAST_FAILURE_FAIL_DRIVE_COMMAND 0x04 #define BMIC_LAST_FAILURE_MARK_BAD_FAILED 0x05 #define BMIC_LAST_FAILURE_MARK_BAD_FAILED_IN_FINISH_REMAP 0x06 #define BMIC_LAST_FAILURE_TIMEOUT 0x07 #define BMIC_LAST_FAILURE_AUTOSENSE_FAILED 0x08 #define BMIC_LAST_FAILURE_MEDIUM_ERROR_1 0x09 #define BMIC_LAST_FAILURE_MEDIUM_ERROR_2 0x0a #define BMIC_LAST_FAILURE_NOT_READY_BAD_SENSE 0x0b #define BMIC_LAST_FAILURE_NOT_READY 0x0c #define BMIC_LAST_FAILURE_HARDWARE_ERROR 0x0d #define BMIC_LAST_FAILURE_ABORTED_COMMAND 0x0e #define BMIC_LAST_FAILURE_WRITE_PROTECTED 0x0f #define BMIC_LAST_FAILURE_SPIN_UP_FAILURE_IN_RECOVER 0x10 #define BMIC_LAST_FAILURE_REBUILD_WRITE_ERROR 0x11 #define BMIC_LAST_FAILURE_TOO_SMALL_IN_HOT_PLUG 0x12 #define BMIC_LAST_FAILURE_BUS_RESET_RECOVERY_ABORTED 0x13 #define BMIC_LAST_FAILURE_REMOVED_IN_HOT_PLUG 0x14 #define BMIC_LAST_FAILURE_INIT_REQUEST_SENSE_FAILED 0x15 #define BMIC_LAST_FAILURE_INIT_START_UNIT_FAILED 0x16 #define BMIC_LAST_FAILURE_INQUIRY_FAILED 0x17 #define BMIC_LAST_FAILURE_NON_DISK_DEVICE 0x18 #define BMIC_LAST_FAILURE_READ_CAPACITY_FAILED 0x19 #define BMIC_LAST_FAILURE_INVALID_BLOCK_SIZE 0x1a #define BMIC_LAST_FAILURE_HOT_PLUG_REQUEST_SENSE_FAILED 0x1b #define BMIC_LAST_FAILURE_HOT_PLUG_START_UNIT_FAILED 0x1c #define BMIC_LAST_FAILURE_WRITE_ERROR_AFTER_REMAP 0x1d #define BMIC_LAST_FAILURE_INIT_RESET_RECOVERY_ABORTED 0x1e #define BMIC_LAST_FAILURE_DEFERRED_WRITE_ERROR 0x1f #define BMIC_LAST_FAILURE_MISSING_IN_SAVE_RIS 0x20 #define BMIC_LAST_FAILURE_WRONG_REPLACE 0x21 #define BMIC_LAST_FAILURE_GDP_VPD_INQUIRY_FAILED 0x22 #define BMIC_LAST_FAILURE_GDP_MODE_SENSE_FAILED 0x23 #define BMIC_LAST_FAILURE_DRIVE_NOT_IN_48BIT_MODE 0x24 #define BMIC_LAST_FAILURE_DRIVE_TYPE_MIX_IN_HOT_PLUG 0x25 #define BMIC_LAST_FAILURE_DRIVE_TYPE_MIX_IN_LOAD_CFG 0x26 #define BMIC_LAST_FAILURE_PROTOCOL_ADAPTER_FAILED 0x27 #define BMIC_LAST_FAILURE_FAULTY_ID_BAY_EMPTY 0x28 #define BMIC_LAST_FAILURE_FAULTY_ID_BAY_OCCUPIED 0x29 #define BMIC_LAST_FAILURE_FAULTY_ID_INVALID_BAY 0x2a #define BMIC_LAST_FAILURE_WRITE_RETRIES_FAILED 0x2b #define BMIC_LAST_FAILURE_SMART_ERROR_REPORTED 0x37 #define BMIC_LAST_FAILURE_PHY_RESET_FAILED 0x38 #define BMIC_LAST_FAILURE_ONLY_ONE_CTLR_CAN_SEE_DRIVE 0x40 #define BMIC_LAST_FAILURE_KC_VOLUME_FAILED 0x41 #define BMIC_LAST_FAILURE_UNEXPECTED_REPLACEMENT 0x42 #define BMIC_LAST_FAILURE_OFFLINE_ERASE 0x80 #define BMIC_LAST_FAILURE_OFFLINE_TOO_SMALL 0x81 #define BMIC_LAST_FAILURE_OFFLINE_DRIVE_TYPE_MIX 0x82 #define BMIC_LAST_FAILURE_OFFLINE_ERASE_COMPLETE 0x83 u8 flags; u8 more_flags; u8 scsi_lun; /* SCSI LUN for phys drive */ u8 yet_more_flags; u8 even_more_flags; __le32 spi_speed_rules;/* SPI Speed data:Ultra disable diagnose */ u8 phys_connector[2]; /* connector number on controller */ u8 phys_box_on_bus; /* phys enclosure this drive resides */ u8 phys_bay_in_box; /* phys drv bay this drive resides */ __le32 rpm; /* Drive rotational speed in rpm */ u8 device_type; /* type of drive */ |
4e1881840
|
770 |
#define BMIC_DEVICE_TYPE_CONTROLLER 0x07 |
033837363
|
771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 |
u8 sata_version; /* only valid when drive_type is SATA */ __le64 big_total_block_count; __le64 ris_starting_lba; __le32 ris_size; u8 wwid[20]; u8 controller_phy_map[32]; __le16 phy_count; u8 phy_connected_dev_type[256]; u8 phy_to_drive_bay_num[256]; __le16 phy_to_attached_dev_index[256]; u8 box_index; u8 reserved; __le16 extra_physical_drive_flags; #define BMIC_PHYS_DRIVE_SUPPORTS_GAS_GAUGE(idphydrv) \ (idphydrv->extra_physical_drive_flags & (1 << 10)) u8 negotiated_link_rate[256]; u8 phy_to_phy_map[256]; u8 redundant_path_present_map; u8 redundant_path_failure_map; u8 active_path_number; __le16 alternate_paths_phys_connector[8]; u8 alternate_paths_phys_box_on_port[8]; u8 multi_lun_device_lun_count; u8 minimum_good_fw_revision[8]; u8 unique_inquiry_bytes[20]; u8 current_temperature_degreesC; u8 temperature_threshold_degreesC; u8 max_temperature_degreesC; u8 logical_blocks_per_phys_block_exp; /* phyblocksize = 512*2^exp */ __le16 current_queue_depth_limit; |
046b263f7
|
801 |
u8 reserved_switch_stuff[60]; |
033837363
|
802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 |
__le16 power_on_hours; /* valid only if gas gauge supported */ __le16 percent_endurance_used; /* valid only if gas gauge supported. */ #define BMIC_PHYS_DRIVE_SSD_WEAROUT(idphydrv) \ ((idphydrv->percent_endurance_used & 0x80) || \ (idphydrv->percent_endurance_used > 10000)) u8 drive_authentication; #define BMIC_PHYS_DRIVE_AUTHENTICATED(idphydrv) \ (idphydrv->drive_authentication == 0x80) u8 smart_carrier_authentication; #define BMIC_SMART_CARRIER_AUTHENTICATION_SUPPORTED(idphydrv) \ (idphydrv->smart_carrier_authentication != 0x0) #define BMIC_SMART_CARRIER_AUTHENTICATED(idphydrv) \ (idphydrv->smart_carrier_authentication == 0x01) u8 smart_carrier_app_fw_version; u8 smart_carrier_bootloader_fw_version; |
046b263f7
|
817 818 |
u8 sanitize_support_flags; u8 drive_key_flags; |
033837363
|
819 820 821 |
u8 encryption_key_name[64]; __le32 misc_drive_flags; __le16 dek_index; |
046b263f7
|
822 823 824 825 826 827 828 829 830 831 832 |
__le16 hba_drive_encryption_flags; __le16 max_overwrite_time; __le16 max_block_erase_time; __le16 max_crypto_erase_time; u8 device_connector_info[5]; u8 connector_name[8][8]; u8 page_83_id[16]; u8 max_link_rate[256]; u8 neg_phys_link_rate[256]; u8 box_conn_name[8]; } __attribute((aligned(512))); |
033837363
|
833 |
|
d04e62b9d
|
834 835 836 837 838 839 840 841 842 843 844 845 |
struct bmic_sense_subsystem_info { u8 primary_slot_number; u8 reserved[3]; u8 chasis_serial_number[32]; u8 primary_world_wide_id[8]; u8 primary_array_serial_number[32]; /* NULL terminated */ u8 primary_cache_serial_number[32]; /* NULL terminated */ u8 reserved_2[8]; u8 secondary_array_serial_number[32]; u8 secondary_cache_serial_number[32]; u8 pad[332]; }; |
cca8f13b4
|
846 847 848 849 850 851 852 853 854 855 856 |
struct bmic_sense_storage_box_params { u8 reserved[36]; u8 inquiry_valid; u8 reserved_1[68]; u8 phys_box_on_port; u8 reserved_2[22]; u16 connection_info; u8 reserver_3[84]; u8 phys_connector[2]; u8 reserved_4[296]; }; |
edd163687
|
857 858 |
#pragma pack() #endif /* HPSA_CMD_H */ |