Blame view
include/linux/pxa2xx_ssp.h
9.79 KB
1da177e4c
|
1 |
/* |
8348c259d
|
2 |
* pxa2xx_ssp.h |
1da177e4c
|
3 4 5 6 7 8 9 10 11 12 13 14 15 |
* * Copyright (C) 2003 Russell King, All Rights Reserved. * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * This driver supports the following PXA CPU/SSP ports:- * * PXA250 SSP * PXA255 SSP, NSSP * PXA26x SSP, NSSP, ASSP * PXA27x SSP1, SSP2, SSP3 |
882864504
|
16 |
* PXA3xx SSP1, SSP2, SSP3, SSP4 |
1da177e4c
|
17 |
*/ |
8348c259d
|
18 19 |
#ifndef __LINUX_SSP_H #define __LINUX_SSP_H |
882864504
|
20 21 |
#include <linux/list.h> |
63bef5473
|
22 |
#include <linux/io.h> |
6446221c1
|
23 |
#include <linux/of.h> |
882864504
|
24 |
|
83f288964
|
25 26 27 28 29 30 31 32 33 34 35 36 37 |
/* * SSP Serial Port Registers * PXA250, PXA255, PXA26x and PXA27x SSP controllers are all slightly different. * PXA255, PXA26x and PXA27x have extra ports, registers and bits. */ #define SSCR0 (0x00) /* SSP Control Register 0 */ #define SSCR1 (0x04) /* SSP Control Register 1 */ #define SSSR (0x08) /* SSP Status Register */ #define SSITR (0x0C) /* SSP Interrupt Test Register */ #define SSDR (0x10) /* SSP Data Write/Data Read Register */ #define SSTO (0x28) /* SSP Time Out Register */ |
c4827bb85
|
38 |
#define DDS_RATE (0x28) /* SSP DDS Clock Rate Register (Intel Quark) */ |
83f288964
|
39 40 41 42 43 |
#define SSPSP (0x2C) /* SSP Programmable Serial Protocol */ #define SSTSA (0x30) /* SSP Tx Timeslot Active */ #define SSRSA (0x34) /* SSP Rx Timeslot Active */ #define SSTSS (0x38) /* SSP Timeslot Status */ #define SSACD (0x3C) /* SSP Audio Clock Divider */ |
83f288964
|
44 |
#define SSACDD (0x40) /* SSP Audio Clock Dither Divider */ |
83f288964
|
45 46 47 48 49 50 51 52 53 54 55 |
/* Common PXA2xx bits first */ #define SSCR0_DSS (0x0000000f) /* Data Size Select (mask) */ #define SSCR0_DataSize(x) ((x) - 1) /* Data Size Select [4..16] */ #define SSCR0_FRF (0x00000030) /* FRame Format (mask) */ #define SSCR0_Motorola (0x0 << 4) /* Motorola's Serial Peripheral Interface (SPI) */ #define SSCR0_TI (0x1 << 4) /* Texas Instruments' Synchronous Serial Protocol (SSP) */ #define SSCR0_National (0x2 << 4) /* National Microwire */ #define SSCR0_ECS (1 << 6) /* External clock select */ #define SSCR0_SSE (1 << 7) /* Synchronous Serial Port Enable */ #define SSCR0_SCR(x) ((x) << 8) /* Serial Clock Rate (mask) */ |
004690f05
|
56 |
/* PXA27x, PXA3xx */ |
83f288964
|
57 58 59 60 61 62 |
#define SSCR0_EDSS (1 << 20) /* Extended data size select */ #define SSCR0_NCS (1 << 21) /* Network clock select */ #define SSCR0_RIM (1 << 22) /* Receive FIFO overrrun interrupt mask */ #define SSCR0_TUM (1 << 23) /* Transmit FIFO underrun interrupt mask */ #define SSCR0_FRDC (0x07000000) /* Frame rate divider control (mask) */ #define SSCR0_SlotsPerFrm(x) (((x) - 1) << 24) /* Time slots per frame [1..8] */ |
004690f05
|
63 |
#define SSCR0_FPCKE (1 << 29) /* FIFO packing enable */ |
83f288964
|
64 65 |
#define SSCR0_ACS (1 << 30) /* Audio clock select */ #define SSCR0_MOD (1 << 31) /* Mode (normal or network) */ |
83f288964
|
66 |
|
83f288964
|
67 68 69 70 71 72 73 |
#define SSCR1_RIE (1 << 0) /* Receive FIFO Interrupt Enable */ #define SSCR1_TIE (1 << 1) /* Transmit FIFO Interrupt Enable */ #define SSCR1_LBM (1 << 2) /* Loop-Back Mode */ #define SSCR1_SPO (1 << 3) /* Motorola SPI SSPSCLK polarity setting */ #define SSCR1_SPH (1 << 4) /* Motorola SPI SSPSCLK phase setting */ #define SSCR1_MWDS (1 << 5) /* Microwire Transmit Data Size */ |
83f288964
|
74 |
|
2a8626a9e
|
75 |
#define SSSR_ALT_FRM_MASK 3 /* Masks the SFRM signal number */ |
83f288964
|
76 77 78 79 80 81 |
#define SSSR_TNF (1 << 2) /* Transmit FIFO Not Full */ #define SSSR_RNE (1 << 3) /* Receive FIFO Not Empty */ #define SSSR_BSY (1 << 4) /* SSP Busy */ #define SSSR_TFS (1 << 5) /* Transmit FIFO Service Request */ #define SSSR_RFS (1 << 6) /* Receive FIFO Service Request */ #define SSSR_ROR (1 << 7) /* Receive FIFO Overrun */ |
d0777f2c3
|
82 |
|
d0777f2c3
|
83 84 85 86 87 88 89 90 91 92 |
#define RX_THRESH_DFLT 8 #define TX_THRESH_DFLT 8 #define SSSR_TFL_MASK (0xf << 8) /* Transmit FIFO Level mask */ #define SSSR_RFL_MASK (0xf << 12) /* Receive FIFO Level mask */ #define SSCR1_TFT (0x000003c0) /* Transmit FIFO Threshold (mask) */ #define SSCR1_TxTresh(x) (((x) - 1) << 6) /* level [1..16] */ #define SSCR1_RFT (0x00003c00) /* Receive FIFO Threshold (mask) */ #define SSCR1_RxTresh(x) (((x) - 1) << 10) /* level [1..16] */ |
7c7289a40
|
93 94 |
#define RX_THRESH_CE4100_DFLT 2 #define TX_THRESH_CE4100_DFLT 2 |
d0777f2c3
|
95 |
|
7c7289a40
|
96 97 |
#define CE4100_SSSR_TFL_MASK (0x3 << 8) /* Transmit FIFO Level mask */ #define CE4100_SSSR_RFL_MASK (0x3 << 12) /* Receive FIFO Level mask */ |
d0777f2c3
|
98 |
|
7c7289a40
|
99 100 101 102 |
#define CE4100_SSCR1_TFT (0x000000c0) /* Transmit FIFO Threshold (mask) */ #define CE4100_SSCR1_TxTresh(x) (((x) - 1) << 6) /* level [1..4] */ #define CE4100_SSCR1_RFT (0x00000c00) /* Receive FIFO Threshold (mask) */ #define CE4100_SSCR1_RxTresh(x) (((x) - 1) << 10) /* level [1..4] */ |
83f288964
|
103 |
|
e5262d056
|
104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 |
/* QUARK_X1000 SSCR0 bit definition */ #define QUARK_X1000_SSCR0_DSS (0x1F) /* Data Size Select (mask) */ #define QUARK_X1000_SSCR0_DataSize(x) ((x) - 1) /* Data Size Select [4..32] */ #define QUARK_X1000_SSCR0_FRF (0x3 << 5) /* FRame Format (mask) */ #define QUARK_X1000_SSCR0_Motorola (0x0 << 5) /* Motorola's Serial Peripheral Interface (SPI) */ #define RX_THRESH_QUARK_X1000_DFLT 1 #define TX_THRESH_QUARK_X1000_DFLT 16 #define QUARK_X1000_SSSR_TFL_MASK (0x1F << 8) /* Transmit FIFO Level mask */ #define QUARK_X1000_SSSR_RFL_MASK (0x1F << 13) /* Receive FIFO Level mask */ #define QUARK_X1000_SSCR1_TFT (0x1F << 6) /* Transmit FIFO Threshold (mask) */ #define QUARK_X1000_SSCR1_TxTresh(x) (((x) - 1) << 6) /* level [1..32] */ #define QUARK_X1000_SSCR1_RFT (0x1F << 11) /* Receive FIFO Threshold (mask) */ #define QUARK_X1000_SSCR1_RxTresh(x) (((x) - 1) << 11) /* level [1..32] */ #define QUARK_X1000_SSCR1_STRF (1 << 17) /* Select FIFO or EFWR */ #define QUARK_X1000_SSCR1_EFWR (1 << 16) /* Enable FIFO Write/Read */ |
83f288964
|
122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 |
/* extra bits in PXA255, PXA26x and PXA27x SSP ports */ #define SSCR0_TISSP (1 << 4) /* TI Sync Serial Protocol */ #define SSCR0_PSP (3 << 4) /* PSP - Programmable Serial Protocol */ #define SSCR1_TTELP (1 << 31) /* TXD Tristate Enable Last Phase */ #define SSCR1_TTE (1 << 30) /* TXD Tristate Enable */ #define SSCR1_EBCEI (1 << 29) /* Enable Bit Count Error interrupt */ #define SSCR1_SCFR (1 << 28) /* Slave Clock free Running */ #define SSCR1_ECRA (1 << 27) /* Enable Clock Request A */ #define SSCR1_ECRB (1 << 26) /* Enable Clock request B */ #define SSCR1_SCLKDIR (1 << 25) /* Serial Bit Rate Clock Direction */ #define SSCR1_SFRMDIR (1 << 24) /* Frame Direction */ #define SSCR1_RWOT (1 << 23) /* Receive Without Transmit */ #define SSCR1_TRAIL (1 << 22) /* Trailing Byte */ #define SSCR1_TSRE (1 << 21) /* Transmit Service Request Enable */ #define SSCR1_RSRE (1 << 20) /* Receive Service Request Enable */ #define SSCR1_TINTE (1 << 19) /* Receiver Time-out Interrupt enable */ |
25985edce
|
138 |
#define SSCR1_PINTE (1 << 18) /* Peripheral Trailing Byte Interrupt Enable */ |
83f288964
|
139 140 141 142 143 144 145 146 147 148 |
#define SSCR1_IFS (1 << 16) /* Invert Frame Signal */ #define SSCR1_STRF (1 << 15) /* Select FIFO or EFWR */ #define SSCR1_EFWR (1 << 14) /* Enable FIFO Write/Read */ #define SSSR_BCE (1 << 23) /* Bit Count Error */ #define SSSR_CSS (1 << 22) /* Clock Synchronisation Status */ #define SSSR_TUR (1 << 21) /* Transmit FIFO Under Run */ #define SSSR_EOC (1 << 20) /* End Of Chain */ #define SSSR_TINT (1 << 19) /* Receiver Time-out Interrupt */ #define SSSR_PINT (1 << 18) /* Peripheral Trailing Byte Interrupt */ |
83f288964
|
149 |
|
83f288964
|
150 |
#define SSPSP_SCMODE(x) ((x) << 0) /* Serial Bit Rate Clock Mode */ |
004690f05
|
151 152 153 154 155 156 157 158 159 160 161 162 163 |
#define SSPSP_SFRMP (1 << 2) /* Serial Frame Polarity */ #define SSPSP_ETDS (1 << 3) /* End of Transfer data State */ #define SSPSP_STRTDLY(x) ((x) << 4) /* Start Delay */ #define SSPSP_DMYSTRT(x) ((x) << 7) /* Dummy Start */ #define SSPSP_SFRMDLY(x) ((x) << 9) /* Serial Frame Delay */ #define SSPSP_SFRMWDTH(x) ((x) << 16) /* Serial Frame Width */ #define SSPSP_DMYSTOP(x) ((x) << 23) /* Dummy Stop */ #define SSPSP_FSRT (1 << 25) /* Frame Sync Relative Timing */ /* PXA3xx */ #define SSPSP_EDMYSTRT(x) ((x) << 26) /* Extended Dummy Start */ #define SSPSP_EDMYSTOP(x) ((x) << 28) /* Extended Dummy Stop */ #define SSPSP_TIMING_MASK (0x7f8001f0) |
83f288964
|
164 165 166 167 |
#define SSACD_SCDB (1 << 3) /* SSPSYSCLK Divider Bypass */ #define SSACD_ACPS(x) ((x) << 4) /* Audio clock PLL select */ #define SSACD_ACDS(x) ((x) << 0) /* Audio clock divider select */ |
83f288964
|
168 |
#define SSACD_SCDX8 (1 << 7) /* SYSCLK division ratio select */ |
83f288964
|
169 |
|
a0d2642e9
|
170 171 172 173 174 175 176 |
/* LPSS SSP */ #define SSITF 0x44 /* TX FIFO trigger level */ #define SSITF_TxLoThresh(x) (((x) - 1) << 8) #define SSITF_TxHiThresh(x) ((x) - 1) #define SSIRF 0x48 /* RX FIFO trigger level */ #define SSIRF_RxThresh(x) ((x) - 1) |
882864504
|
177 178 179 180 181 |
enum pxa_ssp_type { SSP_UNDEFINED = 0, PXA25x_SSP, /* pxa 210, 250, 255, 26x */ PXA25x_NSSP, /* pxa 255, 26x (including ASSP) */ PXA27x_SSP, |
972a55b62
|
182 |
PXA3xx_SSP, |
7e4992288
|
183 |
PXA168_SSP, |
601722157
|
184 |
PXA910_SSP, |
2a8626a9e
|
185 |
CE4100_SSP, |
e5262d056
|
186 |
QUARK_X1000_SSP, |
dccf73696
|
187 |
LPSS_LPT_SSP, /* Keep LPSS types sorted with lpss_platforms[] */ |
03fbf488c
|
188 |
LPSS_BYT_SSP, |
30f3a6ab4
|
189 |
LPSS_BSW_SSP, |
34cadd9c1
|
190 |
LPSS_SPT_SSP, |
b7c08cf85
|
191 |
LPSS_BXT_SSP, |
882864504
|
192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 |
}; struct ssp_device { struct platform_device *pdev; struct list_head node; struct clk *clk; void __iomem *mmio_base; unsigned long phys_base; const char *label; int port_id; int type; int use_count; int irq; int drcmr_rx; int drcmr_tx; |
6446221c1
|
209 210 |
struct device_node *of_node; |
882864504
|
211 |
}; |
1da177e4c
|
212 |
|
63bef5473
|
213 |
/** |
baffe1699
|
214 |
* pxa_ssp_write_reg - Write to a SSP register |
63bef5473
|
215 216 217 218 219 |
* * @dev: SSP device to access * @reg: Register to write to * @val: Value to be written. */ |
baffe1699
|
220 |
static inline void pxa_ssp_write_reg(struct ssp_device *dev, u32 reg, u32 val) |
63bef5473
|
221 222 223 224 225 |
{ __raw_writel(val, dev->mmio_base + reg); } /** |
baffe1699
|
226 |
* pxa_ssp_read_reg - Read from a SSP register |
63bef5473
|
227 228 229 230 |
* * @dev: SSP device to access * @reg: Register to read from */ |
baffe1699
|
231 |
static inline u32 pxa_ssp_read_reg(struct ssp_device *dev, u32 reg) |
63bef5473
|
232 233 234 |
{ return __raw_readl(dev->mmio_base + reg); } |
1ced9a5b0
|
235 |
#if IS_ENABLED(CONFIG_PXA_SSP) |
baffe1699
|
236 237 |
struct ssp_device *pxa_ssp_request(int port, const char *label); void pxa_ssp_free(struct ssp_device *); |
6446221c1
|
238 239 |
struct ssp_device *pxa_ssp_request_of(const struct device_node *of_node, const char *label); |
851bacf59
|
240 241 242 243 244 |
#else static inline struct ssp_device *pxa_ssp_request(int port, const char *label) { return NULL; } |
6446221c1
|
245 246 247 248 249 |
static inline struct ssp_device *pxa_ssp_request_of(const struct device_node *n, const char *name) { return NULL; } |
851bacf59
|
250 251 |
static inline void pxa_ssp_free(struct ssp_device *ssp) {} #endif |
8348c259d
|
252 |
#endif |