Blame view
drivers/ata/pata_legacy.c
33.2 KB
669a5db41 [libata] Add a bu... |
1 2 |
/* * pata-legacy.c - Legacy port PATA/SATA controller driver. |
ab7716300 ata: Switch all m... |
3 |
* Copyright 2005/2006 Red Hat, all rights reserved. |
669a5db41 [libata] Add a bu... |
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 |
* * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2, or (at your option) * any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; see the file COPYING. If not, write to * the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. * * An ATA driver for the legacy ATA ports. * * Data Sources: * Opti 82C465/82C611 support: Data sheets at opti-inc.com * HT6560 series: * Promise 20230/20620: * http://www.ryston.cz/petr/vlb/pdc20230b.html * http://www.ryston.cz/petr/vlb/pdc20230c.html * http://www.ryston.cz/petr/vlb/pdc20630.html |
9c7e0d22c pata_legacy: add ... |
28 29 30 31 32 33 34 |
* QDI65x0: * http://www.ryston.cz/petr/vlb/qd6500.html * http://www.ryston.cz/petr/vlb/qd6580.html * * QDI65x0 probe code based on drivers/ide/legacy/qd65xx.c * Rewritten from the work of Colten Edwards <pje120@cs.usask.ca> by * Samuel Thibault <samuel.thibault@ens-lyon.org> |
669a5db41 [libata] Add a bu... |
35 36 37 |
* * Unsupported but docs exist: * Appian/Adaptec AIC25VL01/Cirrus Logic PD7220 |
669a5db41 [libata] Add a bu... |
38 39 40 41 42 43 44 |
* * This driver handles legacy (that is "ISA/VLB side") IDE ports found * on PC class systems. There are three hybrid devices that are exceptions * The Cyrix 5510/5520 where a pre SFF ATA device is on the bridge and * the MPIIX where the tuning is PCI side but the IDE is "ISA side". * * Specific support is included for the ht6560a/ht6560b/opti82c611a/ |
9c7e0d22c pata_legacy: add ... |
45 |
* opti82c465mv/promise 20230c/20630/qdi65x0/winbond83759A |
669a5db41 [libata] Add a bu... |
46 |
* |
6d981b9a9 libata: remove no... |
47 48 49 |
* Support for the Winbond 83759A when operating in advanced mode. * Multichip mode is not currently supported. * |
669a5db41 [libata] Add a bu... |
50 51 52 53 54 55 56 57 58 |
* Use the autospeed and pio_mask options with: * Appian ADI/2 aka CLPD7220 or AIC25VL01. * Use the jumpers, autospeed and set pio_mask to the mode on the jumpers with * Goldstar GM82C711, PIC-1288A-125, UMC 82C871F, Winbond W83759, * Winbond W83759A, Promise PDC20230-B * * For now use autospeed and pio_mask as above with the W83759A. This may * change. * |
669a5db41 [libata] Add a bu... |
59 |
*/ |
45bc955bb pata_legacy: wait... |
60 |
#include <linux/async.h> |
669a5db41 [libata] Add a bu... |
61 62 63 64 65 66 67 68 69 70 71 72 |
#include <linux/kernel.h> #include <linux/module.h> #include <linux/pci.h> #include <linux/init.h> #include <linux/blkdev.h> #include <linux/delay.h> #include <scsi/scsi_host.h> #include <linux/ata.h> #include <linux/libata.h> #include <linux/platform_device.h> #define DRV_NAME "pata_legacy" |
b83254877 pata_legacy: Merg... |
73 |
#define DRV_VERSION "0.6.5" |
669a5db41 [libata] Add a bu... |
74 75 |
#define NR_HOST 6 |
defc9cd82 pata_legacy: resy... |
76 77 78 |
static int all; module_param(all, int, 0444); MODULE_PARM_DESC(all, "Grab all legacy port devices, even if PCI(0=off, 1=on)"); |
669a5db41 [libata] Add a bu... |
79 |
|
defc9cd82 pata_legacy: resy... |
80 81 82 83 84 85 86 87 88 89 90 |
enum controller { BIOS = 0, SNOOP = 1, PDC20230 = 2, HT6560A = 3, HT6560B = 4, OPTI611A = 5, OPTI46X = 6, QDI6500 = 7, QDI6580 = 8, QDI6580DP = 9, /* Dual channel mode is different */ |
b83254877 pata_legacy: Merg... |
91 |
W83759A = 10, |
defc9cd82 pata_legacy: resy... |
92 93 94 |
UNKNOWN = -1 }; |
8c7e8f947 pata_legacy: unif... |
95 96 97 98 99 100 101 102 |
struct legacy_data { unsigned long timing; u8 clock[2]; u8 last; int fast; enum controller type; struct platform_device *platform_dev; }; |
defc9cd82 pata_legacy: resy... |
103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 |
struct legacy_probe { unsigned char *name; unsigned long port; unsigned int irq; unsigned int slot; enum controller type; unsigned long private; }; struct legacy_controller { const char *name; struct ata_port_operations *ops; unsigned int pio_mask; unsigned int flags; |
e3cf95dd6 ata: Report 16/32... |
118 |
unsigned int pflags; |
b83254877 pata_legacy: Merg... |
119 120 |
int (*setup)(struct platform_device *, struct legacy_probe *probe, struct legacy_data *data); |
defc9cd82 pata_legacy: resy... |
121 122 123 124 125 |
}; static int legacy_port[NR_HOST] = { 0x1f0, 0x170, 0x1e8, 0x168, 0x1e0, 0x160 }; static struct legacy_probe probe_list[NR_HOST]; |
669a5db41 [libata] Add a bu... |
126 127 128 |
static struct legacy_data legacy_data[NR_HOST]; static struct ata_host *legacy_host[NR_HOST]; static int nr_legacy_host; |
defc9cd82 pata_legacy: resy... |
129 130 131 132 133 |
static int probe_all; /* Set to check all ISA port ranges */ static int ht6560a; /* HT 6560A on primary 1, second 2, both 3 */ static int ht6560b; /* HT 6560A on primary 1, second 2, both 3 */ static int opti82c611a; /* Opti82c611A on primary 1, sec 2, both 3 */ static int opti82c46x; /* Opti 82c465MV present(pri/sec autodetect) */ |
defc9cd82 pata_legacy: resy... |
134 |
static int autospeed; /* Chip present which snoops speed changes */ |
14bdef982 [libata] convert ... |
135 |
static int pio_mask = ATA_PIO4; /* PIO range for autospeed devices */ |
f834e49f1 libata: Add a hos... |
136 |
static int iordy_mask = 0xFFFFFFFF; /* Use iordy if available */ |
669a5db41 [libata] Add a bu... |
137 |
|
0dcd0a763 libata: remove no... |
138 139 140 141 142 143 |
/* Set to probe QDI controllers */ #ifdef CONFIG_PATA_QDI_MODULE static int qdi = 1; #else static int qdi; #endif |
f60215a13 pata_legacy: fix ... |
144 |
#ifdef CONFIG_PATA_WINBOND_VLB_MODULE |
6d981b9a9 libata: remove no... |
145 146 147 148 149 150 |
static int winbond = 1; /* Set to probe Winbond controllers, give I/O port if non standard */ #else static int winbond; /* Set to probe Winbond controllers, give I/O port if non standard */ #endif |
669a5db41 [libata] Add a bu... |
151 |
/** |
defc9cd82 pata_legacy: resy... |
152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 |
* legacy_probe_add - Add interface to probe list * @port: Controller port * @irq: IRQ number * @type: Controller type * @private: Controller specific info * * Add an entry into the probe list for ATA controllers. This is used * to add the default ISA slots and then to build up the table * further according to other ISA/VLB/Weird device scans * * An I/O port list is used to keep ordering stable and sane, as we * don't have any good way to talk about ordering otherwise */ static int legacy_probe_add(unsigned long port, unsigned int irq, enum controller type, unsigned long private) { struct legacy_probe *lp = &probe_list[0]; int i; struct legacy_probe *free = NULL; for (i = 0; i < NR_HOST; i++) { if (lp->port == 0 && free == NULL) free = lp; /* Matching port, or the correct slot for ordering */ if (lp->port == port || legacy_port[i] == port) { free = lp; break; } lp++; } if (free == NULL) { printk(KERN_ERR "pata_legacy: Too many interfaces. "); return -1; } /* Fill in the entry for later probing */ free->port = port; free->irq = irq; free->type = type; free->private = private; return 0; } /** |
669a5db41 [libata] Add a bu... |
198 |
* legacy_set_mode - mode setting |
0260731f0 libata-link: link... |
199 |
* @link: IDE link |
b229a7b0a libata: set_mode,... |
200 |
* @unused: Device that failed when error is returned |
669a5db41 [libata] Add a bu... |
201 202 203 204 205 206 207 208 |
* * Use a non standard set_mode function. We don't want to be tuned. * * The BIOS configured everything. Our job is not to fiddle. Just use * whatever PIO the hardware is using and leave it at that. When we * get some kind of nice user driven API for control then we can * expand on this as per hdparm in the base kernel. */ |
0260731f0 libata-link: link... |
209 |
static int legacy_set_mode(struct ata_link *link, struct ata_device **unused) |
669a5db41 [libata] Add a bu... |
210 |
{ |
f58229f80 libata-link: impl... |
211 |
struct ata_device *dev; |
669a5db41 [libata] Add a bu... |
212 |
|
1eca4365b libata: beef up i... |
213 |
ata_for_each_dev(dev, link, ENABLED) { |
a9a79dfec ata: Convert ata_... |
214 215 |
ata_dev_info(dev, "configured for PIO "); |
1eca4365b libata: beef up i... |
216 217 218 219 |
dev->pio_mode = XFER_PIO_0; dev->xfer_mode = XFER_PIO_0; dev->xfer_shift = ATA_SHIFT_PIO; dev->flags |= ATA_DFLAG_PIO; |
669a5db41 [libata] Add a bu... |
220 |
} |
b229a7b0a libata: set_mode,... |
221 |
return 0; |
669a5db41 [libata] Add a bu... |
222 223 224 |
} static struct scsi_host_template legacy_sht = { |
68d1d07b5 libata: implement... |
225 |
ATA_PIO_SHT(DRV_NAME), |
669a5db41 [libata] Add a bu... |
226 |
}; |
029cfd6b7 libata: implement... |
227 228 229 230 |
static const struct ata_port_operations legacy_base_port_ops = { .inherits = &ata_sff_port_ops, .cable_detect = ata_cable_40wire, }; |
669a5db41 [libata] Add a bu... |
231 232 233 234 235 236 237 238 239 |
/* * These ops are used if the user indicates the hardware * snoops the commands to decide on the mode and handles the * mode selection "magically" itself. Several legacy controllers * do this. The mode range can be set if it is not 0x1F by setting * pio_mask as well. */ static struct ata_port_operations simple_port_ops = { |
029cfd6b7 libata: implement... |
240 |
.inherits = &legacy_base_port_ops, |
5682ed33a libata: rename SF... |
241 |
.sff_data_xfer = ata_sff_data_xfer_noirq, |
669a5db41 [libata] Add a bu... |
242 243 244 |
}; static struct ata_port_operations legacy_port_ops = { |
029cfd6b7 libata: implement... |
245 |
.inherits = &legacy_base_port_ops, |
5682ed33a libata: rename SF... |
246 |
.sff_data_xfer = ata_sff_data_xfer_noirq, |
029cfd6b7 libata: implement... |
247 |
.set_mode = legacy_set_mode, |
669a5db41 [libata] Add a bu... |
248 249 250 251 252 |
}; /* * Promise 20230C and 20620 support * |
defc9cd82 pata_legacy: resy... |
253 254 255 256 |
* This controller supports PIO0 to PIO2. We set PIO timings * conservatively to allow for 50MHz Vesa Local Bus. The 20620 DMA * support is weird being DMA to controller and PIO'd to the host * and not supported. |
669a5db41 [libata] Add a bu... |
257 258 259 260 261 262 263 264 |
*/ static void pdc20230_set_piomode(struct ata_port *ap, struct ata_device *adev) { int tries = 5; int pio = adev->pio_mode - XFER_PIO_0; u8 rt; unsigned long flags; |
85cd7251b [libata #pata-dri... |
265 |
|
669a5db41 [libata] Add a bu... |
266 |
/* Safe as UP only. Force I/Os to occur together */ |
85cd7251b [libata #pata-dri... |
267 |
|
669a5db41 [libata] Add a bu... |
268 |
local_irq_save(flags); |
85cd7251b [libata #pata-dri... |
269 |
|
669a5db41 [libata] Add a bu... |
270 |
/* Unlock the control interface */ |
defc9cd82 pata_legacy: resy... |
271 |
do { |
669a5db41 [libata] Add a bu... |
272 273 274 275 276 277 278 279 |
inb(0x1F5); outb(inb(0x1F2) | 0x80, 0x1F2); inb(0x1F2); inb(0x3F6); inb(0x3F6); inb(0x1F2); inb(0x1F2); } |
defc9cd82 pata_legacy: resy... |
280 |
while ((inb(0x1F2) & 0x80) && --tries); |
669a5db41 [libata] Add a bu... |
281 282 |
local_irq_restore(flags); |
85cd7251b [libata #pata-dri... |
283 |
|
669a5db41 [libata] Add a bu... |
284 285 286 287 288 289 290 291 292 293 294 295 296 |
outb(inb(0x1F4) & 0x07, 0x1F4); rt = inb(0x1F3); rt &= 0x07 << (3 * adev->devno); if (pio) rt |= (1 + 3 * pio) << (3 * adev->devno); udelay(100); outb(inb(0x1F2) | 0x01, 0x1F2); udelay(100); inb(0x1F5); } |
55dba3120 libata: update ->... |
297 |
static unsigned int pdc_data_xfer_vlb(struct ata_device *dev, |
defc9cd82 pata_legacy: resy... |
298 |
unsigned char *buf, unsigned int buflen, int rw) |
669a5db41 [libata] Add a bu... |
299 |
{ |
c55af1f5a [libata] pata_leg... |
300 |
int slop = buflen & 3; |
16e6aeca9 [libata] fix buil... |
301 |
struct ata_port *ap = dev->link->ap; |
c55af1f5a [libata] pata_leg... |
302 |
/* 32bit I/O capable *and* we need to write a whole number of dwords */ |
e3cf95dd6 ata: Report 16/32... |
303 304 |
if (ata_id_has_dword_io(dev->id) && (slop == 0 || slop == 3) && (ap->pflags & ATA_PFLAG_PIO32)) { |
55dba3120 libata: update ->... |
305 |
unsigned long flags; |
669a5db41 [libata] Add a bu... |
306 307 308 |
local_irq_save(flags); /* Perform the 32bit I/O synchronization sequence */ |
0d5ff5667 libata: convert t... |
309 310 311 |
ioread8(ap->ioaddr.nsect_addr); ioread8(ap->ioaddr.nsect_addr); ioread8(ap->ioaddr.nsect_addr); |
669a5db41 [libata] Add a bu... |
312 313 |
/* Now the data */ |
55dba3120 libata: update ->... |
314 |
if (rw == READ) |
0d5ff5667 libata: convert t... |
315 |
ioread32_rep(ap->ioaddr.data_addr, buf, buflen >> 2); |
55dba3120 libata: update ->... |
316 317 |
else iowrite32_rep(ap->ioaddr.data_addr, buf, buflen >> 2); |
669a5db41 [libata] Add a bu... |
318 319 |
if (unlikely(slop)) { |
6ad67403d ata: endianness a... |
320 |
__le32 pad; |
55dba3120 libata: update ->... |
321 |
if (rw == READ) { |
b50e56d81 libata fixes for ... |
322 |
pad = cpu_to_le32(ioread32(ap->ioaddr.data_addr)); |
669a5db41 [libata] Add a bu... |
323 |
memcpy(buf + buflen - slop, &pad, slop); |
55dba3120 libata: update ->... |
324 325 326 |
} else { memcpy(&pad, buf + buflen - slop, slop); iowrite32(le32_to_cpu(pad), ap->ioaddr.data_addr); |
669a5db41 [libata] Add a bu... |
327 |
} |
55dba3120 libata: update ->... |
328 |
buflen += 4 - slop; |
669a5db41 [libata] Add a bu... |
329 330 |
} local_irq_restore(flags); |
55dba3120 libata: update ->... |
331 |
} else |
9363c3825 libata: rename SF... |
332 |
buflen = ata_sff_data_xfer_noirq(dev, buf, buflen, rw); |
55dba3120 libata: update ->... |
333 334 |
return buflen; |
669a5db41 [libata] Add a bu... |
335 336 337 |
} static struct ata_port_operations pdc20230_port_ops = { |
029cfd6b7 libata: implement... |
338 |
.inherits = &legacy_base_port_ops, |
669a5db41 [libata] Add a bu... |
339 |
.set_piomode = pdc20230_set_piomode, |
5682ed33a libata: rename SF... |
340 |
.sff_data_xfer = pdc_data_xfer_vlb, |
669a5db41 [libata] Add a bu... |
341 342 343 344 345 |
}; /* * Holtek 6560A support * |
defc9cd82 pata_legacy: resy... |
346 347 |
* This controller supports PIO0 to PIO2 (no IORDY even though higher * timings can be loaded). |
669a5db41 [libata] Add a bu... |
348 349 350 351 352 353 354 355 356 |
*/ static void ht6560a_set_piomode(struct ata_port *ap, struct ata_device *adev) { u8 active, recover; struct ata_timing t; /* Get the timing data in cycles. For now play safe at 50Mhz */ ata_timing_compute(adev, adev->pio_mode, &t, 20000, 1000); |
07633b5d0 ata: remove FIT()... |
357 358 |
active = clamp_val(t.active, 2, 15); recover = clamp_val(t.recover, 4, 15); |
669a5db41 [libata] Add a bu... |
359 360 361 362 363 |
inb(0x3E6); inb(0x3E6); inb(0x3E6); inb(0x3E6); |
0d5ff5667 libata: convert t... |
364 365 |
iowrite8(recover << 4 | active, ap->ioaddr.device_addr); ioread8(ap->ioaddr.status_addr); |
669a5db41 [libata] Add a bu... |
366 367 368 |
} static struct ata_port_operations ht6560a_port_ops = { |
029cfd6b7 libata: implement... |
369 |
.inherits = &legacy_base_port_ops, |
669a5db41 [libata] Add a bu... |
370 |
.set_piomode = ht6560a_set_piomode, |
669a5db41 [libata] Add a bu... |
371 372 373 374 375 |
}; /* * Holtek 6560B support * |
defc9cd82 pata_legacy: resy... |
376 377 |
* This controller supports PIO0 to PIO4. We honour the BIOS/jumper FIFO * setting unless we see an ATAPI device in which case we force it off. |
669a5db41 [libata] Add a bu... |
378 379 380 381 382 383 384 385 386 387 388 |
* * FIXME: need to implement 2nd channel support. */ static void ht6560b_set_piomode(struct ata_port *ap, struct ata_device *adev) { u8 active, recover; struct ata_timing t; /* Get the timing data in cycles. For now play safe at 50Mhz */ ata_timing_compute(adev, adev->pio_mode, &t, 20000, 1000); |
07633b5d0 ata: remove FIT()... |
389 390 |
active = clamp_val(t.active, 2, 15); recover = clamp_val(t.recover, 2, 16); |
669a5db41 [libata] Add a bu... |
391 392 393 394 395 396 |
recover &= 0x15; inb(0x3E6); inb(0x3E6); inb(0x3E6); inb(0x3E6); |
0d5ff5667 libata: convert t... |
397 |
iowrite8(recover << 4 | active, ap->ioaddr.device_addr); |
669a5db41 [libata] Add a bu... |
398 399 400 401 |
if (adev->class != ATA_DEV_ATA) { u8 rconf = inb(0x3E6); if (rconf & 0x24) { |
defc9cd82 pata_legacy: resy... |
402 |
rconf &= ~0x24; |
669a5db41 [libata] Add a bu... |
403 404 405 |
outb(rconf, 0x3E6); } } |
0d5ff5667 libata: convert t... |
406 |
ioread8(ap->ioaddr.status_addr); |
669a5db41 [libata] Add a bu... |
407 408 409 |
} static struct ata_port_operations ht6560b_port_ops = { |
029cfd6b7 libata: implement... |
410 |
.inherits = &legacy_base_port_ops, |
669a5db41 [libata] Add a bu... |
411 |
.set_piomode = ht6560b_set_piomode, |
669a5db41 [libata] Add a bu... |
412 413 414 415 416 |
}; /* * Opti core chipset helpers */ |
85cd7251b [libata #pata-dri... |
417 |
|
669a5db41 [libata] Add a bu... |
418 419 420 421 422 423 424 425 426 427 428 |
/** * opti_syscfg - read OPTI chipset configuration * @reg: Configuration register to read * * Returns the value of an OPTI system board configuration register. */ static u8 opti_syscfg(u8 reg) { unsigned long flags; u8 r; |
85cd7251b [libata #pata-dri... |
429 |
|
669a5db41 [libata] Add a bu... |
430 431 432 433 434 435 436 437 438 439 440 441 442 |
/* Uniprocessor chipset and must force cycles adjancent */ local_irq_save(flags); outb(reg, 0x22); r = inb(0x24); local_irq_restore(flags); return r; } /* * Opti 82C611A * * This controller supports PIO0 to PIO3. */ |
defc9cd82 pata_legacy: resy... |
443 444 |
static void opti82c611a_set_piomode(struct ata_port *ap, struct ata_device *adev) |
669a5db41 [libata] Add a bu... |
445 446 447 448 449 450 451 452 453 |
{ u8 active, recover, setup; struct ata_timing t; struct ata_device *pair = ata_dev_pair(adev); int clock; int khz[4] = { 50000, 40000, 33000, 25000 }; u8 rc; /* Enter configuration mode */ |
0d5ff5667 libata: convert t... |
454 455 456 |
ioread16(ap->ioaddr.error_addr); ioread16(ap->ioaddr.error_addr); iowrite8(3, ap->ioaddr.nsect_addr); |
669a5db41 [libata] Add a bu... |
457 458 |
/* Read VLB clock strapping */ |
0d5ff5667 libata: convert t... |
459 |
clock = 1000000000 / khz[ioread8(ap->ioaddr.lbah_addr) & 0x03]; |
669a5db41 [libata] Add a bu... |
460 461 462 463 464 465 466 467 468 469 470 |
/* Get the timing data in cycles */ ata_timing_compute(adev, adev->pio_mode, &t, clock, 1000); /* Setup timing is shared */ if (pair) { struct ata_timing tp; ata_timing_compute(pair, pair->pio_mode, &tp, clock, 1000); ata_timing_merge(&t, &tp, &t, ATA_TIMING_SETUP); } |
07633b5d0 ata: remove FIT()... |
471 472 473 |
active = clamp_val(t.active, 2, 17) - 2; recover = clamp_val(t.recover, 1, 16) - 1; setup = clamp_val(t.setup, 1, 4) - 1; |
669a5db41 [libata] Add a bu... |
474 475 |
/* Select the right timing bank for write timing */ |
0d5ff5667 libata: convert t... |
476 |
rc = ioread8(ap->ioaddr.lbal_addr); |
669a5db41 [libata] Add a bu... |
477 478 |
rc &= 0x7F; rc |= (adev->devno << 7); |
0d5ff5667 libata: convert t... |
479 |
iowrite8(rc, ap->ioaddr.lbal_addr); |
669a5db41 [libata] Add a bu... |
480 481 |
/* Write the timings */ |
0d5ff5667 libata: convert t... |
482 |
iowrite8(active << 4 | recover, ap->ioaddr.error_addr); |
669a5db41 [libata] Add a bu... |
483 484 485 |
/* Select the right bank for read timings, also load the shared timings for address */ |
0d5ff5667 libata: convert t... |
486 |
rc = ioread8(ap->ioaddr.device_addr); |
669a5db41 [libata] Add a bu... |
487 488 489 |
rc &= 0xC0; rc |= adev->devno; /* Index select */ rc |= (setup << 4) | 0x04; |
0d5ff5667 libata: convert t... |
490 |
iowrite8(rc, ap->ioaddr.device_addr); |
669a5db41 [libata] Add a bu... |
491 492 |
/* Load the read timings */ |
0d5ff5667 libata: convert t... |
493 |
iowrite8(active << 4 | recover, ap->ioaddr.data_addr); |
669a5db41 [libata] Add a bu... |
494 495 |
/* Ensure the timing register mode is right */ |
0d5ff5667 libata: convert t... |
496 |
rc = ioread8(ap->ioaddr.lbal_addr); |
669a5db41 [libata] Add a bu... |
497 498 |
rc &= 0x73; rc |= 0x84; |
0d5ff5667 libata: convert t... |
499 |
iowrite8(rc, ap->ioaddr.lbal_addr); |
669a5db41 [libata] Add a bu... |
500 501 |
/* Exit command mode */ |
0d5ff5667 libata: convert t... |
502 |
iowrite8(0x83, ap->ioaddr.nsect_addr); |
669a5db41 [libata] Add a bu... |
503 504 505 506 |
} static struct ata_port_operations opti82c611a_port_ops = { |
029cfd6b7 libata: implement... |
507 |
.inherits = &legacy_base_port_ops, |
669a5db41 [libata] Add a bu... |
508 |
.set_piomode = opti82c611a_set_piomode, |
669a5db41 [libata] Add a bu... |
509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 |
}; /* * Opti 82C465MV * * This controller supports PIO0 to PIO3. Unlike the 611A the MVB * version is dual channel but doesn't have a lot of unique registers. */ static void opti82c46x_set_piomode(struct ata_port *ap, struct ata_device *adev) { u8 active, recover, setup; struct ata_timing t; struct ata_device *pair = ata_dev_pair(adev); int clock; int khz[4] = { 50000, 40000, 33000, 25000 }; u8 rc; u8 sysclk; /* Get the clock */ sysclk = opti_syscfg(0xAC) & 0xC0; /* BIOS set */ /* Enter configuration mode */ |
0d5ff5667 libata: convert t... |
532 533 534 |
ioread16(ap->ioaddr.error_addr); ioread16(ap->ioaddr.error_addr); iowrite8(3, ap->ioaddr.nsect_addr); |
669a5db41 [libata] Add a bu... |
535 536 537 538 539 540 541 542 543 544 545 546 547 548 |
/* Read VLB clock strapping */ clock = 1000000000 / khz[sysclk]; /* Get the timing data in cycles */ ata_timing_compute(adev, adev->pio_mode, &t, clock, 1000); /* Setup timing is shared */ if (pair) { struct ata_timing tp; ata_timing_compute(pair, pair->pio_mode, &tp, clock, 1000); ata_timing_merge(&t, &tp, &t, ATA_TIMING_SETUP); } |
07633b5d0 ata: remove FIT()... |
549 550 551 |
active = clamp_val(t.active, 2, 17) - 2; recover = clamp_val(t.recover, 1, 16) - 1; setup = clamp_val(t.setup, 1, 4) - 1; |
669a5db41 [libata] Add a bu... |
552 553 |
/* Select the right timing bank for write timing */ |
0d5ff5667 libata: convert t... |
554 |
rc = ioread8(ap->ioaddr.lbal_addr); |
669a5db41 [libata] Add a bu... |
555 556 |
rc &= 0x7F; rc |= (adev->devno << 7); |
0d5ff5667 libata: convert t... |
557 |
iowrite8(rc, ap->ioaddr.lbal_addr); |
669a5db41 [libata] Add a bu... |
558 559 |
/* Write the timings */ |
0d5ff5667 libata: convert t... |
560 |
iowrite8(active << 4 | recover, ap->ioaddr.error_addr); |
669a5db41 [libata] Add a bu... |
561 562 563 |
/* Select the right bank for read timings, also load the shared timings for address */ |
0d5ff5667 libata: convert t... |
564 |
rc = ioread8(ap->ioaddr.device_addr); |
669a5db41 [libata] Add a bu... |
565 566 567 |
rc &= 0xC0; rc |= adev->devno; /* Index select */ rc |= (setup << 4) | 0x04; |
0d5ff5667 libata: convert t... |
568 |
iowrite8(rc, ap->ioaddr.device_addr); |
669a5db41 [libata] Add a bu... |
569 570 |
/* Load the read timings */ |
0d5ff5667 libata: convert t... |
571 |
iowrite8(active << 4 | recover, ap->ioaddr.data_addr); |
669a5db41 [libata] Add a bu... |
572 573 |
/* Ensure the timing register mode is right */ |
0d5ff5667 libata: convert t... |
574 |
rc = ioread8(ap->ioaddr.lbal_addr); |
669a5db41 [libata] Add a bu... |
575 576 |
rc &= 0x73; rc |= 0x84; |
0d5ff5667 libata: convert t... |
577 |
iowrite8(rc, ap->ioaddr.lbal_addr); |
669a5db41 [libata] Add a bu... |
578 579 |
/* Exit command mode */ |
0d5ff5667 libata: convert t... |
580 |
iowrite8(0x83, ap->ioaddr.nsect_addr); |
669a5db41 [libata] Add a bu... |
581 582 583 584 585 586 |
/* We need to know this for quad device on the MVB */ ap->host->private_data = ap; } /** |
9363c3825 libata: rename SF... |
587 |
* opt82c465mv_qc_issue - command issue |
669a5db41 [libata] Add a bu... |
588 589 590 591 592 593 594 595 596 597 598 599 |
* @qc: command pending * * Called when the libata layer is about to issue a command. We wrap * this interface so that we can load the correct ATA timings. The * MVB has a single set of timing registers and these are shared * across channels. As there are two registers we really ought to * track the last two used values as a sort of register window. For * now we just reload on a channel switch. On the single channel * setup this condition never fires so we do nothing extra. * * FIXME: dual channel needs ->serialize support */ |
9363c3825 libata: rename SF... |
600 |
static unsigned int opti82c46x_qc_issue(struct ata_queued_cmd *qc) |
669a5db41 [libata] Add a bu... |
601 602 603 604 605 606 607 608 609 |
{ struct ata_port *ap = qc->ap; struct ata_device *adev = qc->dev; /* If timings are set and for the wrong channel (2nd test is due to a libata shortcoming and will eventually go I hope) */ if (ap->host->private_data != ap->host && ap->host->private_data != NULL) opti82c46x_set_piomode(ap, adev); |
9363c3825 libata: rename SF... |
610 |
return ata_sff_qc_issue(qc); |
669a5db41 [libata] Add a bu... |
611 612 613 |
} static struct ata_port_operations opti82c46x_port_ops = { |
029cfd6b7 libata: implement... |
614 |
.inherits = &legacy_base_port_ops, |
669a5db41 [libata] Add a bu... |
615 |
.set_piomode = opti82c46x_set_piomode, |
9363c3825 libata: rename SF... |
616 |
.qc_issue = opti82c46x_qc_issue, |
669a5db41 [libata] Add a bu... |
617 |
}; |
669a5db41 [libata] Add a bu... |
618 |
/** |
8c7e8f947 pata_legacy: unif... |
619 |
* qdi65x0_set_piomode - PIO setup for QDI65x0 |
defc9cd82 pata_legacy: resy... |
620 621 |
* @ap: Port * @adev: Device |
669a5db41 [libata] Add a bu... |
622 |
* |
8c7e8f947 pata_legacy: unif... |
623 624 625 626 |
* In single channel mode the 6580 has one clock per device and we can * avoid the requirement to clock switch. We also have to load the timing * into the right clock according to whether we are master or slave. * |
defc9cd82 pata_legacy: resy... |
627 |
* In dual channel mode the 6580 has one clock per channel and we have |
9363c3825 libata: rename SF... |
628 |
* to software clockswitch in qc_issue. |
669a5db41 [libata] Add a bu... |
629 |
*/ |
8c7e8f947 pata_legacy: unif... |
630 |
static void qdi65x0_set_piomode(struct ata_port *ap, struct ata_device *adev) |
669a5db41 [libata] Add a bu... |
631 |
{ |
defc9cd82 pata_legacy: resy... |
632 |
struct ata_timing t; |
cb616dd5b ata: fix sparse w... |
633 |
struct legacy_data *ld_qdi = ap->host->private_data; |
defc9cd82 pata_legacy: resy... |
634 635 |
int active, recovery; u8 timing; |
669a5db41 [libata] Add a bu... |
636 |
|
defc9cd82 pata_legacy: resy... |
637 638 |
/* Get the timing data in cycles */ ata_timing_compute(adev, adev->pio_mode, &t, 30303, 1000); |
cb616dd5b ata: fix sparse w... |
639 |
if (ld_qdi->fast) { |
07633b5d0 ata: remove FIT()... |
640 641 |
active = 8 - clamp_val(t.active, 1, 8); recovery = 18 - clamp_val(t.recover, 3, 18); |
defc9cd82 pata_legacy: resy... |
642 |
} else { |
07633b5d0 ata: remove FIT()... |
643 644 |
active = 9 - clamp_val(t.active, 2, 9); recovery = 15 - clamp_val(t.recover, 0, 15); |
defc9cd82 pata_legacy: resy... |
645 646 |
} timing = (recovery << 4) | active | 0x08; |
cb616dd5b ata: fix sparse w... |
647 |
ld_qdi->clock[adev->devno] = timing; |
669a5db41 [libata] Add a bu... |
648 |
|
8c7e8f947 pata_legacy: unif... |
649 650 651 652 |
if (ld_qdi->type == QDI6580) outb(timing, ld_qdi->timing + 2 * adev->devno); else outb(timing, ld_qdi->timing + 2 * ap->port_no); |
defc9cd82 pata_legacy: resy... |
653 |
|
defc9cd82 pata_legacy: resy... |
654 |
/* Clear the FIFO */ |
8c7e8f947 pata_legacy: unif... |
655 |
if (ld_qdi->type != QDI6500 && adev->class != ATA_DEV_ATA) |
6809e7301 pata_legacy: fix ... |
656 |
outb(0x5F, (ld_qdi->timing & 0xFFF0) + 3); |
defc9cd82 pata_legacy: resy... |
657 658 659 |
} /** |
9363c3825 libata: rename SF... |
660 |
* qdi_qc_issue - command issue |
defc9cd82 pata_legacy: resy... |
661 662 663 664 665 |
* @qc: command pending * * Called when the libata layer is about to issue a command. We wrap * this interface so that we can load the correct ATA timings. */ |
9363c3825 libata: rename SF... |
666 |
static unsigned int qdi_qc_issue(struct ata_queued_cmd *qc) |
defc9cd82 pata_legacy: resy... |
667 668 669 |
{ struct ata_port *ap = qc->ap; struct ata_device *adev = qc->dev; |
cb616dd5b ata: fix sparse w... |
670 |
struct legacy_data *ld_qdi = ap->host->private_data; |
defc9cd82 pata_legacy: resy... |
671 |
|
cb616dd5b ata: fix sparse w... |
672 |
if (ld_qdi->clock[adev->devno] != ld_qdi->last) { |
defc9cd82 pata_legacy: resy... |
673 |
if (adev->pio_mode) { |
cb616dd5b ata: fix sparse w... |
674 675 |
ld_qdi->last = ld_qdi->clock[adev->devno]; outb(ld_qdi->clock[adev->devno], ld_qdi->timing + |
defc9cd82 pata_legacy: resy... |
676 677 |
2 * ap->port_no); } |
669a5db41 [libata] Add a bu... |
678 |
} |
9363c3825 libata: rename SF... |
679 |
return ata_sff_qc_issue(qc); |
defc9cd82 pata_legacy: resy... |
680 |
} |
669a5db41 [libata] Add a bu... |
681 |
|
b83254877 pata_legacy: Merg... |
682 |
static unsigned int vlb32_data_xfer(struct ata_device *adev, unsigned char *buf, |
defc9cd82 pata_legacy: resy... |
683 684 685 686 |
unsigned int buflen, int rw) { struct ata_port *ap = adev->link->ap; int slop = buflen & 3; |
669a5db41 [libata] Add a bu... |
687 |
|
e3cf95dd6 ata: Report 16/32... |
688 689 |
if (ata_id_has_dword_io(adev->id) && (slop == 0 || slop == 3) && (ap->pflags & ATA_PFLAG_PIO32)) { |
defc9cd82 pata_legacy: resy... |
690 691 692 693 |
if (rw == WRITE) iowrite32_rep(ap->ioaddr.data_addr, buf, buflen >> 2); else ioread32_rep(ap->ioaddr.data_addr, buf, buflen >> 2); |
669a5db41 [libata] Add a bu... |
694 |
|
defc9cd82 pata_legacy: resy... |
695 |
if (unlikely(slop)) { |
6ad67403d ata: endianness a... |
696 |
__le32 pad; |
defc9cd82 pata_legacy: resy... |
697 698 |
if (rw == WRITE) { memcpy(&pad, buf + buflen - slop, slop); |
6ad67403d ata: endianness a... |
699 |
iowrite32(le32_to_cpu(pad), ap->ioaddr.data_addr); |
defc9cd82 pata_legacy: resy... |
700 |
} else { |
6ad67403d ata: endianness a... |
701 |
pad = cpu_to_le32(ioread32(ap->ioaddr.data_addr)); |
defc9cd82 pata_legacy: resy... |
702 703 704 705 706 |
memcpy(buf + buflen - slop, &pad, slop); } } return (buflen + 3) & ~3; } else |
9363c3825 libata: rename SF... |
707 |
return ata_sff_data_xfer(adev, buf, buflen, rw); |
defc9cd82 pata_legacy: resy... |
708 |
} |
b83254877 pata_legacy: Merg... |
709 710 711 712 713 714 715 716 |
static int qdi_port(struct platform_device *dev, struct legacy_probe *lp, struct legacy_data *ld) { if (devm_request_region(&dev->dev, lp->private, 4, "qdi") == NULL) return -EBUSY; ld->timing = lp->private; return 0; } |
defc9cd82 pata_legacy: resy... |
717 |
static struct ata_port_operations qdi6500_port_ops = { |
029cfd6b7 libata: implement... |
718 |
.inherits = &legacy_base_port_ops, |
8c7e8f947 pata_legacy: unif... |
719 |
.set_piomode = qdi65x0_set_piomode, |
9363c3825 libata: rename SF... |
720 |
.qc_issue = qdi_qc_issue, |
5682ed33a libata: rename SF... |
721 |
.sff_data_xfer = vlb32_data_xfer, |
defc9cd82 pata_legacy: resy... |
722 723 724 |
}; static struct ata_port_operations qdi6580_port_ops = { |
029cfd6b7 libata: implement... |
725 |
.inherits = &legacy_base_port_ops, |
8c7e8f947 pata_legacy: unif... |
726 |
.set_piomode = qdi65x0_set_piomode, |
5682ed33a libata: rename SF... |
727 |
.sff_data_xfer = vlb32_data_xfer, |
defc9cd82 pata_legacy: resy... |
728 729 730 |
}; static struct ata_port_operations qdi6580dp_port_ops = { |
029cfd6b7 libata: implement... |
731 |
.inherits = &legacy_base_port_ops, |
8c7e8f947 pata_legacy: unif... |
732 |
.set_piomode = qdi65x0_set_piomode, |
43c7d17ee pata_legacy: fix ... |
733 |
.qc_issue = qdi_qc_issue, |
5682ed33a libata: rename SF... |
734 |
.sff_data_xfer = vlb32_data_xfer, |
defc9cd82 pata_legacy: resy... |
735 |
}; |
b83254877 pata_legacy: Merg... |
736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 |
static DEFINE_SPINLOCK(winbond_lock); static void winbond_writecfg(unsigned long port, u8 reg, u8 val) { unsigned long flags; spin_lock_irqsave(&winbond_lock, flags); outb(reg, port + 0x01); outb(val, port + 0x02); spin_unlock_irqrestore(&winbond_lock, flags); } static u8 winbond_readcfg(unsigned long port, u8 reg) { u8 val; unsigned long flags; spin_lock_irqsave(&winbond_lock, flags); outb(reg, port + 0x01); val = inb(port + 0x02); spin_unlock_irqrestore(&winbond_lock, flags); return val; } static void winbond_set_piomode(struct ata_port *ap, struct ata_device *adev) { struct ata_timing t; |
cb616dd5b ata: fix sparse w... |
763 |
struct legacy_data *ld_winbond = ap->host->private_data; |
b83254877 pata_legacy: Merg... |
764 765 766 |
int active, recovery; u8 reg; int timing = 0x88 + (ap->port_no * 4) + (adev->devno * 2); |
cb616dd5b ata: fix sparse w... |
767 |
reg = winbond_readcfg(ld_winbond->timing, 0x81); |
b83254877 pata_legacy: Merg... |
768 769 770 771 772 773 |
/* Get the timing data in cycles */ if (reg & 0x40) /* Fast VLB bus, assume 50MHz */ ata_timing_compute(adev, adev->pio_mode, &t, 20000, 1000); else ata_timing_compute(adev, adev->pio_mode, &t, 30303, 1000); |
07633b5d0 ata: remove FIT()... |
774 775 |
active = (clamp_val(t.active, 3, 17) - 1) & 0x0F; recovery = (clamp_val(t.recover, 1, 15) + 1) & 0x0F; |
b83254877 pata_legacy: Merg... |
776 |
timing = (active << 4) | recovery; |
cb616dd5b ata: fix sparse w... |
777 |
winbond_writecfg(ld_winbond->timing, timing, reg); |
b83254877 pata_legacy: Merg... |
778 779 780 781 782 783 784 785 |
/* Load the setup timing */ reg = 0x35; if (adev->class != ATA_DEV_ATA) reg |= 0x08; /* FIFO off */ if (!ata_pio_need_iordy(adev)) reg |= 0x02; /* IORDY off */ |
07633b5d0 ata: remove FIT()... |
786 |
reg |= (clamp_val(t.setup, 0, 3) << 6); |
cb616dd5b ata: fix sparse w... |
787 |
winbond_writecfg(ld_winbond->timing, timing + 1, reg); |
b83254877 pata_legacy: Merg... |
788 789 790 791 792 793 794 795 796 797 798 799 |
} static int winbond_port(struct platform_device *dev, struct legacy_probe *lp, struct legacy_data *ld) { if (devm_request_region(&dev->dev, lp->private, 4, "winbond") == NULL) return -EBUSY; ld->timing = lp->private; return 0; } static struct ata_port_operations winbond_port_ops = { |
029cfd6b7 libata: implement... |
800 |
.inherits = &legacy_base_port_ops, |
b83254877 pata_legacy: Merg... |
801 |
.set_piomode = winbond_set_piomode, |
5682ed33a libata: rename SF... |
802 |
.sff_data_xfer = vlb32_data_xfer, |
b83254877 pata_legacy: Merg... |
803 |
}; |
defc9cd82 pata_legacy: resy... |
804 |
static struct legacy_controller controllers[] = { |
b2f104bba pata_legacy: use ... |
805 |
{"BIOS", &legacy_port_ops, ATA_PIO4, |
e3cf95dd6 ata: Report 16/32... |
806 |
ATA_FLAG_NO_IORDY, 0, NULL }, |
b2f104bba pata_legacy: use ... |
807 |
{"Snooping", &simple_port_ops, ATA_PIO4, |
e3cf95dd6 ata: Report 16/32... |
808 |
0, 0, NULL }, |
b2f104bba pata_legacy: use ... |
809 |
{"PDC20230", &pdc20230_port_ops, ATA_PIO2, |
e3cf95dd6 ata: Report 16/32... |
810 |
ATA_FLAG_NO_IORDY, |
16e6aeca9 [libata] fix buil... |
811 |
ATA_PFLAG_PIO32 | ATA_PFLAG_PIO32CHANGE, NULL }, |
b2f104bba pata_legacy: use ... |
812 |
{"HT6560A", &ht6560a_port_ops, ATA_PIO2, |
e3cf95dd6 ata: Report 16/32... |
813 |
ATA_FLAG_NO_IORDY, 0, NULL }, |
b2f104bba pata_legacy: use ... |
814 |
{"HT6560B", &ht6560b_port_ops, ATA_PIO4, |
e3cf95dd6 ata: Report 16/32... |
815 |
ATA_FLAG_NO_IORDY, 0, NULL }, |
b2f104bba pata_legacy: use ... |
816 |
{"OPTI82C611A", &opti82c611a_port_ops, ATA_PIO3, |
e3cf95dd6 ata: Report 16/32... |
817 |
0, 0, NULL }, |
b2f104bba pata_legacy: use ... |
818 |
{"OPTI82C46X", &opti82c46x_port_ops, ATA_PIO3, |
e3cf95dd6 ata: Report 16/32... |
819 |
0, 0, NULL }, |
b2f104bba pata_legacy: use ... |
820 |
{"QDI6500", &qdi6500_port_ops, ATA_PIO2, |
e3cf95dd6 ata: Report 16/32... |
821 |
ATA_FLAG_NO_IORDY, |
16e6aeca9 [libata] fix buil... |
822 |
ATA_PFLAG_PIO32 | ATA_PFLAG_PIO32CHANGE, qdi_port }, |
b2f104bba pata_legacy: use ... |
823 |
{"QDI6580", &qdi6580_port_ops, ATA_PIO4, |
16e6aeca9 [libata] fix buil... |
824 |
0, ATA_PFLAG_PIO32 | ATA_PFLAG_PIO32CHANGE, qdi_port }, |
b2f104bba pata_legacy: use ... |
825 |
{"QDI6580DP", &qdi6580dp_port_ops, ATA_PIO4, |
16e6aeca9 [libata] fix buil... |
826 |
0, ATA_PFLAG_PIO32 | ATA_PFLAG_PIO32CHANGE, qdi_port }, |
b2f104bba pata_legacy: use ... |
827 |
{"W83759A", &winbond_port_ops, ATA_PIO4, |
16e6aeca9 [libata] fix buil... |
828 |
0, ATA_PFLAG_PIO32 | ATA_PFLAG_PIO32CHANGE, |
e3cf95dd6 ata: Report 16/32... |
829 |
winbond_port } |
defc9cd82 pata_legacy: resy... |
830 831 832 833 834 835 836 837 838 |
}; /** * probe_chip_type - Discover controller * @probe: Probe entry to check * * Probe an ATA port and identify the type of controller. We don't * check if the controller appears to be driveless at this point. */ |
b83254877 pata_legacy: Merg... |
839 |
static __init int probe_chip_type(struct legacy_probe *probe) |
defc9cd82 pata_legacy: resy... |
840 841 |
{ int mask = 1 << probe->slot; |
b83254877 pata_legacy: Merg... |
842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 |
if (winbond && (probe->port == 0x1F0 || probe->port == 0x170)) { u8 reg = winbond_readcfg(winbond, 0x81); reg |= 0x80; /* jumpered mode off */ winbond_writecfg(winbond, 0x81, reg); reg = winbond_readcfg(winbond, 0x83); reg |= 0xF0; /* local control */ winbond_writecfg(winbond, 0x83, reg); reg = winbond_readcfg(winbond, 0x85); reg |= 0xF0; /* programmable timing */ winbond_writecfg(winbond, 0x85, reg); reg = winbond_readcfg(winbond, 0x81); if (reg & mask) return W83759A; } |
defc9cd82 pata_legacy: resy... |
858 859 860 |
if (probe->port == 0x1F0) { unsigned long flags; local_irq_save(flags); |
669a5db41 [libata] Add a bu... |
861 |
/* Probes */ |
669a5db41 [libata] Add a bu... |
862 |
outb(inb(0x1F2) | 0x80, 0x1F2); |
defc9cd82 pata_legacy: resy... |
863 |
inb(0x1F5); |
669a5db41 [libata] Add a bu... |
864 865 866 867 868 869 870 871 |
inb(0x1F2); inb(0x3F6); inb(0x3F6); inb(0x1F2); inb(0x1F2); if ((inb(0x1F2) & 0x80) == 0) { /* PDC20230c or 20630 ? */ |
defc9cd82 pata_legacy: resy... |
872 873 874 |
printk(KERN_INFO "PDC20230-C/20630 VLB ATA controller" " detected. "); |
669a5db41 [libata] Add a bu... |
875 876 |
udelay(100); inb(0x1F5); |
defc9cd82 pata_legacy: resy... |
877 878 |
local_irq_restore(flags); return PDC20230; |
669a5db41 [libata] Add a bu... |
879 880 881 882 |
} else { outb(0x55, 0x1F2); inb(0x1F2); inb(0x1F2); |
defc9cd82 pata_legacy: resy... |
883 884 885 886 887 888 |
if (inb(0x1F2) == 0x00) printk(KERN_INFO "PDC20230-B VLB ATA " "controller detected. "); local_irq_restore(flags); return BIOS; |
669a5db41 [libata] Add a bu... |
889 890 891 |
} local_irq_restore(flags); } |
defc9cd82 pata_legacy: resy... |
892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 |
if (ht6560a & mask) return HT6560A; if (ht6560b & mask) return HT6560B; if (opti82c611a & mask) return OPTI611A; if (opti82c46x & mask) return OPTI46X; if (autospeed & mask) return SNOOP; return BIOS; } /** * legacy_init_one - attach a legacy interface * @pl: probe record * * Register an ISA bus IDE interface. Such interfaces are PIO and we * assume do not support IRQ sharing. */ static __init int legacy_init_one(struct legacy_probe *probe) { struct legacy_controller *controller = &controllers[probe->type]; int pio_modes = controller->pio_mask; unsigned long io = probe->port; u32 mask = (1 << probe->slot); struct ata_port_operations *ops = controller->ops; struct legacy_data *ld = &legacy_data[probe->slot]; struct ata_host *host = NULL; struct ata_port *ap; struct platform_device *pdev; struct ata_device *dev; void __iomem *io_addr, *ctrl_addr; u32 iordy = (iordy_mask & mask) ? 0: ATA_FLAG_NO_IORDY; int ret; iordy |= controller->flags; pdev = platform_device_register_simple(DRV_NAME, probe->slot, NULL, 0); if (IS_ERR(pdev)) return PTR_ERR(pdev); |
669a5db41 [libata] Add a bu... |
935 |
|
defc9cd82 pata_legacy: resy... |
936 937 938 939 940 |
ret = -EBUSY; if (devm_request_region(&pdev->dev, io, 8, "pata_legacy") == NULL || devm_request_region(&pdev->dev, io + 0x0206, 1, "pata_legacy") == NULL) goto fail; |
f834e49f1 libata: Add a hos... |
941 |
|
5d728824e libata: convert t... |
942 |
ret = -ENOMEM; |
defc9cd82 pata_legacy: resy... |
943 944 945 946 |
io_addr = devm_ioport_map(&pdev->dev, io, 8); ctrl_addr = devm_ioport_map(&pdev->dev, io + 0x0206, 1); if (!io_addr || !ctrl_addr) goto fail; |
8c7e8f947 pata_legacy: unif... |
947 |
ld->type = probe->type; |
defc9cd82 pata_legacy: resy... |
948 |
if (controller->setup) |
b83254877 pata_legacy: Merg... |
949 |
if (controller->setup(pdev, probe, ld) < 0) |
defc9cd82 pata_legacy: resy... |
950 |
goto fail; |
5d728824e libata: convert t... |
951 952 953 954 955 956 957 958 |
host = ata_host_alloc(&pdev->dev, 1); if (!host) goto fail; ap = host->ports[0]; ap->ops = ops; ap->pio_mask = pio_modes; ap->flags |= ATA_FLAG_SLAVE_POSS | iordy; |
e3cf95dd6 ata: Report 16/32... |
959 |
ap->pflags |= controller->pflags; |
5d728824e libata: convert t... |
960 961 962 |
ap->ioaddr.cmd_addr = io_addr; ap->ioaddr.altstatus_addr = ctrl_addr; ap->ioaddr.ctl_addr = ctrl_addr; |
9363c3825 libata: rename SF... |
963 |
ata_sff_std_ports(&ap->ioaddr); |
b83254877 pata_legacy: Merg... |
964 |
ap->host->private_data = ld; |
5d728824e libata: convert t... |
965 |
|
defc9cd82 pata_legacy: resy... |
966 |
ata_port_desc(ap, "cmd 0x%lx ctl 0x%lx", io, io + 0x0206); |
cbcdd8759 libata: implement... |
967 |
|
9363c3825 libata: rename SF... |
968 969 |
ret = ata_host_activate(host, probe->irq, ata_sff_interrupt, 0, &legacy_sht); |
5d728824e libata: convert t... |
970 |
if (ret) |
669a5db41 [libata] Add a bu... |
971 |
goto fail; |
45bc955bb pata_legacy: wait... |
972 |
async_synchronize_full(); |
669a5db41 [libata] Add a bu... |
973 |
ld->platform_dev = pdev; |
669a5db41 [libata] Add a bu... |
974 |
|
defc9cd82 pata_legacy: resy... |
975 976 977 |
/* Nothing found means we drop the port as its probably not there */ ret = -ENODEV; |
1eca4365b libata: beef up i... |
978 |
ata_for_each_dev(dev, &ap->link, ALL) { |
defc9cd82 pata_legacy: resy... |
979 980 981 982 983 984 |
if (!ata_dev_absent(dev)) { legacy_host[probe->slot] = host; ld->platform_dev = pdev; return 0; } } |
20cbf5f8c pata_legacy: fix ... |
985 |
ata_host_detach(host); |
669a5db41 [libata] Add a bu... |
986 987 |
fail: platform_device_unregister(pdev); |
669a5db41 [libata] Add a bu... |
988 989 990 991 992 993 994 995 996 |
return ret; } /** * legacy_check_special_cases - ATA special cases * @p: PCI device to check * @master: set this if we find an ATA master * @master: set this if we find an ATA secondary * |
defc9cd82 pata_legacy: resy... |
997 998 999 1000 1001 |
* A small number of vendors implemented early PCI ATA interfaces * on bridge logic without the ATA interface being PCI visible. * Where we have a matching PCI driver we must skip the relevant * device here. If we don't know about it then the legacy driver * is the right driver anyway. |
669a5db41 [libata] Add a bu... |
1002 |
*/ |
b83254877 pata_legacy: Merg... |
1003 |
static void __init legacy_check_special_cases(struct pci_dev *p, int *primary, |
defc9cd82 pata_legacy: resy... |
1004 |
int *secondary) |
669a5db41 [libata] Add a bu... |
1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 |
{ /* Cyrix CS5510 pre SFF MWDMA ATA on the bridge */ if (p->vendor == 0x1078 && p->device == 0x0000) { *primary = *secondary = 1; return; } /* Cyrix CS5520 pre SFF MWDMA ATA on the bridge */ if (p->vendor == 0x1078 && p->device == 0x0002) { *primary = *secondary = 1; return; } /* Intel MPIIX - PIO ATA on non PCI side of bridge */ if (p->vendor == 0x8086 && p->device == 0x1234) { u16 r; pci_read_config_word(p, 0x6C, &r); |
defc9cd82 pata_legacy: resy... |
1020 1021 |
if (r & 0x8000) { /* ATA port enabled */ |
669a5db41 [libata] Add a bu... |
1022 1023 1024 1025 1026 1027 1028 1029 |
if (r & 0x4000) *secondary = 1; else *primary = 1; } return; } } |
defc9cd82 pata_legacy: resy... |
1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 |
static __init void probe_opti_vlb(void) { /* If an OPTI 82C46X is present find out where the channels are */ static const char *optis[4] = { "3/463MV", "5MV", "5MVA", "5MVB" }; u8 chans = 1; u8 ctrl = (opti_syscfg(0x30) & 0xC0) >> 6; opti82c46x = 3; /* Assume master and slave first */ printk(KERN_INFO DRV_NAME ": Opti 82C46%s chipset support. ", optis[ctrl]); if (ctrl == 3) chans = (opti_syscfg(0x3F) & 0x20) ? 2 : 1; ctrl = opti_syscfg(0xAC); /* Check enabled and this port is the 465MV port. On the MVB we may have two channels */ if (ctrl & 8) { if (chans == 2) { legacy_probe_add(0x1F0, 14, OPTI46X, 0); legacy_probe_add(0x170, 15, OPTI46X, 0); } if (ctrl & 4) legacy_probe_add(0x170, 15, OPTI46X, 0); else legacy_probe_add(0x1F0, 14, OPTI46X, 0); } else legacy_probe_add(0x1F0, 14, OPTI46X, 0); } static __init void qdi65_identify_port(u8 r, u8 res, unsigned long port) { static const unsigned long ide_port[2] = { 0x170, 0x1F0 }; /* Check card type */ if ((r & 0xF0) == 0xC0) { /* QD6500: single channel */ |
b83254877 pata_legacy: Merg... |
1068 |
if (r & 8) |
defc9cd82 pata_legacy: resy... |
1069 |
/* Disabled ? */ |
defc9cd82 pata_legacy: resy... |
1070 |
return; |
defc9cd82 pata_legacy: resy... |
1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 |
legacy_probe_add(ide_port[r & 0x01], 14 + (r & 0x01), QDI6500, port); } if (((r & 0xF0) == 0xA0) || (r & 0xF0) == 0x50) { /* QD6580: dual channel */ if (!request_region(port + 2 , 2, "pata_qdi")) { release_region(port, 2); return; } res = inb(port + 3); /* Single channel mode ? */ if (res & 1) legacy_probe_add(ide_port[r & 0x01], 14 + (r & 0x01), QDI6580, port); else { /* Dual channel mode */ legacy_probe_add(0x1F0, 14, QDI6580DP, port); /* port + 0x02, r & 0x04 */ legacy_probe_add(0x170, 15, QDI6580DP, port + 2); } |
b83254877 pata_legacy: Merg... |
1090 |
release_region(port + 2, 2); |
defc9cd82 pata_legacy: resy... |
1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 |
} } static __init void probe_qdi_vlb(void) { unsigned long flags; static const unsigned long qd_port[2] = { 0x30, 0xB0 }; int i; /* * Check each possible QD65xx base address */ for (i = 0; i < 2; i++) { unsigned long port = qd_port[i]; u8 r, res; if (request_region(port, 2, "pata_qdi")) { /* Check for a card */ local_irq_save(flags); /* I have no h/w that needs this delay but it is present in the historic code */ r = inb(port); udelay(1); outb(0x19, port); udelay(1); res = inb(port); udelay(1); outb(r, port); udelay(1); local_irq_restore(flags); /* Fail */ if (res == 0x19) { release_region(port, 2); continue; } /* Passes the presence test */ r = inb(port + 1); udelay(1); /* Check port agrees with port set */ |
b83254877 pata_legacy: Merg... |
1133 1134 1135 |
if ((r & 2) >> 1 == i) qdi65_identify_port(r, res, port); release_region(port, 2); |
defc9cd82 pata_legacy: resy... |
1136 1137 1138 |
} } } |
669a5db41 [libata] Add a bu... |
1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 |
/** * legacy_init - attach legacy interfaces * * Attach legacy IDE interfaces by scanning the usual IRQ/port suspects. * Right now we do not scan the ide0 and ide1 address but should do so * for non PCI systems or systems with no PCI IDE legacy mode devices. * If you fix that note there are special cases to consider like VLB * drivers and CS5510/20. */ static __init int legacy_init(void) { int i; int ct = 0; int primary = 0; int secondary = 0; |
defc9cd82 pata_legacy: resy... |
1156 1157 1158 |
int pci_present = 0; struct legacy_probe *pl = &probe_list[0]; int slot = 0; |
669a5db41 [libata] Add a bu... |
1159 1160 1161 1162 1163 |
struct pci_dev *p = NULL; for_each_pci_dev(p) { int r; |
defc9cd82 pata_legacy: resy... |
1164 1165 1166 |
/* Check for any overlap of the system ATA mappings. Native mode controllers stuck on these addresses or some devices in 'raid' mode won't be found by the storage class test */ |
669a5db41 [libata] Add a bu... |
1167 1168 1169 1170 1171 1172 1173 1174 |
for (r = 0; r < 6; r++) { if (pci_resource_start(p, r) == 0x1f0) primary = 1; if (pci_resource_start(p, r) == 0x170) secondary = 1; } /* Check for special cases */ legacy_check_special_cases(p, &primary, &secondary); |
defc9cd82 pata_legacy: resy... |
1175 1176 1177 |
/* If PCI bus is present then don't probe for tertiary legacy ports */ pci_present = 1; |
669a5db41 [libata] Add a bu... |
1178 |
} |
b83254877 pata_legacy: Merg... |
1179 1180 |
if (winbond == 1) winbond = 0x130; /* Default port, alt is 1B0 */ |
defc9cd82 pata_legacy: resy... |
1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 |
if (primary == 0 || all) legacy_probe_add(0x1F0, 14, UNKNOWN, 0); if (secondary == 0 || all) legacy_probe_add(0x170, 15, UNKNOWN, 0); if (probe_all || !pci_present) { /* ISA/VLB extra ports */ legacy_probe_add(0x1E8, 11, UNKNOWN, 0); legacy_probe_add(0x168, 10, UNKNOWN, 0); legacy_probe_add(0x1E0, 8, UNKNOWN, 0); legacy_probe_add(0x160, 12, UNKNOWN, 0); |
669a5db41 [libata] Add a bu... |
1192 |
} |
defc9cd82 pata_legacy: resy... |
1193 1194 1195 1196 |
if (opti82c46x) probe_opti_vlb(); if (qdi) probe_qdi_vlb(); |
defc9cd82 pata_legacy: resy... |
1197 1198 |
for (i = 0; i < NR_HOST; i++, pl++) { if (pl->port == 0) |
669a5db41 [libata] Add a bu... |
1199 |
continue; |
defc9cd82 pata_legacy: resy... |
1200 1201 1202 1203 |
if (pl->type == UNKNOWN) pl->type = probe_chip_type(pl); pl->slot = slot++; if (legacy_init_one(pl) == 0) |
669a5db41 [libata] Add a bu... |
1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 |
ct++; } if (ct != 0) return 0; return -ENODEV; } static __exit void legacy_exit(void) { int i; for (i = 0; i < nr_legacy_host; i++) { struct legacy_data *ld = &legacy_data[i]; |
24dc5f33e libata: update li... |
1217 |
ata_host_detach(legacy_host[i]); |
669a5db41 [libata] Add a bu... |
1218 |
platform_device_unregister(ld->platform_dev); |
669a5db41 [libata] Add a bu... |
1219 1220 1221 1222 1223 1224 1225 |
} } MODULE_AUTHOR("Alan Cox"); MODULE_DESCRIPTION("low-level driver for legacy ATA"); MODULE_LICENSE("GPL"); MODULE_VERSION(DRV_VERSION); |
0dcd0a763 libata: remove no... |
1226 |
MODULE_ALIAS("pata_qdi"); |
6d981b9a9 libata: remove no... |
1227 |
MODULE_ALIAS("pata_winbond"); |
669a5db41 [libata] Add a bu... |
1228 1229 1230 1231 1232 1233 1234 |
module_param(probe_all, int, 0); module_param(autospeed, int, 0); module_param(ht6560a, int, 0); module_param(ht6560b, int, 0); module_param(opti82c611a, int, 0); module_param(opti82c46x, int, 0); |
defc9cd82 pata_legacy: resy... |
1235 |
module_param(qdi, int, 0); |
6d981b9a9 libata: remove no... |
1236 |
module_param(winbond, int, 0); |
669a5db41 [libata] Add a bu... |
1237 |
module_param(pio_mask, int, 0); |
f834e49f1 libata: Add a hos... |
1238 |
module_param(iordy_mask, int, 0); |
669a5db41 [libata] Add a bu... |
1239 1240 1241 |
module_init(legacy_init); module_exit(legacy_exit); |