Blame view
drivers/edac/i82875p_edac.c
14.5 KB
0d88a10e5 [PATCH] EDAC: dri... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 |
/* * Intel D82875P Memory Controller kernel module * (C) 2003 Linux Networx (http://lnxi.com) * This file may be distributed under the terms of the * GNU General Public License. * * Written by Thayne Harbaugh * Contributors: * Wang Zhenyu at intel.com * * $Id: edac_i82875p.c,v 1.5.2.11 2005/10/05 00:43:44 dsp_llnl Exp $ * * Note: E7210 appears same as D82875P - zhenyu.z.wang at intel.com */ |
0d88a10e5 [PATCH] EDAC: dri... |
15 16 |
#include <linux/module.h> #include <linux/init.h> |
0d88a10e5 [PATCH] EDAC: dri... |
17 18 |
#include <linux/pci.h> #include <linux/pci_ids.h> |
c3c52bce6 edac: fix module ... |
19 |
#include <linux/edac.h> |
20bcb7a81 drivers/edac: mod... |
20 |
#include "edac_core.h" |
0d88a10e5 [PATCH] EDAC: dri... |
21 |
|
152ba3942 edac: Drop __DATE... |
22 |
#define I82875P_REVISION " Ver: 2.0.2" |
929a40ec3 [PATCH] EDAC: fix... |
23 |
#define EDAC_MOD_STR "i82875p_edac" |
37f04581a [PATCH] EDAC: PCI... |
24 |
|
537fba289 [PATCH] EDAC: pri... |
25 |
#define i82875p_printk(level, fmt, arg...) \ |
e7ecd8910 [PATCH] EDAC: for... |
26 |
edac_printk(level, "i82875p", fmt, ##arg) |
537fba289 [PATCH] EDAC: pri... |
27 28 |
#define i82875p_mc_printk(mci, level, fmt, arg...) \ |
e7ecd8910 [PATCH] EDAC: for... |
29 |
edac_mc_chipset_printk(mci, level, "i82875p", fmt, ##arg) |
537fba289 [PATCH] EDAC: pri... |
30 |
|
0d88a10e5 [PATCH] EDAC: dri... |
31 32 33 34 35 36 37 |
#ifndef PCI_DEVICE_ID_INTEL_82875_0 #define PCI_DEVICE_ID_INTEL_82875_0 0x2578 #endif /* PCI_DEVICE_ID_INTEL_82875_0 */ #ifndef PCI_DEVICE_ID_INTEL_82875_6 #define PCI_DEVICE_ID_INTEL_82875_6 0x257e #endif /* PCI_DEVICE_ID_INTEL_82875_6 */ |
0d88a10e5 [PATCH] EDAC: dri... |
38 39 |
/* four csrows in dual channel, eight in single channel */ #define I82875P_NR_CSROWS(nr_chans) (8/(nr_chans)) |
0d88a10e5 [PATCH] EDAC: dri... |
40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 |
/* Intel 82875p register addresses - device 0 function 0 - DRAM Controller */ #define I82875P_EAP 0x58 /* Error Address Pointer (32b) * * 31:12 block address * 11:0 reserved */ #define I82875P_DERRSYN 0x5c /* DRAM Error Syndrome (8b) * * 7:0 DRAM ECC Syndrome */ #define I82875P_DES 0x5d /* DRAM Error Status (8b) * * 7:1 reserved * 0 Error channel 0/1 */ #define I82875P_ERRSTS 0xc8 /* Error Status Register (16b) * * 15:10 reserved * 9 non-DRAM lock error (ndlock) * 8 Sftwr Generated SMI * 7 ECC UE * 6 reserved * 5 MCH detects unimplemented cycle * 4 AGP access outside GA * 3 Invalid AGP access * 2 Invalid GA translation table * 1 Unsupported AGP command * 0 ECC CE */ #define I82875P_ERRCMD 0xca /* Error Command (16b) * * 15:10 reserved * 9 SERR on non-DRAM lock * 8 SERR on ECC UE * 7 SERR on ECC CE * 6 target abort on high exception * 5 detect unimplemented cyc * 4 AGP access outside of GA * 3 SERR on invalid AGP access * 2 invalid translation table * 1 SERR on unsupported AGP command * 0 reserved */ |
0d88a10e5 [PATCH] EDAC: dri... |
87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 |
/* Intel 82875p register addresses - device 6 function 0 - DRAM Controller */ #define I82875P_PCICMD6 0x04 /* PCI Command Register (16b) * * 15:10 reserved * 9 fast back-to-back - ro 0 * 8 SERR enable - ro 0 * 7 addr/data stepping - ro 0 * 6 parity err enable - ro 0 * 5 VGA palette snoop - ro 0 * 4 mem wr & invalidate - ro 0 * 3 special cycle - ro 0 * 2 bus master - ro 0 * 1 mem access dev6 - 0(dis),1(en) * 0 IO access dev3 - 0(dis),1(en) */ #define I82875P_BAR6 0x10 /* Mem Delays Base ADDR Reg (32b) * * 31:12 mem base addr [31:12] * 11:4 address mask - ro 0 * 3 prefetchable - ro 0(non),1(pre) * 2:1 mem type - ro 0 * 0 mem space - ro 0 */ /* Intel 82875p MMIO register space - device 0 function 0 - MMR space */ #define I82875P_DRB_SHIFT 26 /* 64MiB grain */ #define I82875P_DRB 0x00 /* DRAM Row Boundary (8b x 8) * * 7 reserved * 6:0 64MiB row boundary addr */ #define I82875P_DRA 0x10 /* DRAM Row Attribute (4b x 8) * * 7 reserved * 6:4 row attr row 1 * 3 reserved * 2:0 row attr row 0 * * 000 = 4KiB * 001 = 8KiB * 010 = 16KiB * 011 = 32KiB */ #define I82875P_DRC 0x68 /* DRAM Controller Mode (32b) * * 31:30 reserved * 29 init complete * 28:23 reserved * 22:21 nr chan 00=1,01=2 * 20 reserved * 19:18 Data Integ Mode 00=none,01=ecc * 17:11 reserved * 10:8 refresh mode * 7 reserved * 6:4 mode select * 3:2 reserved * 1:0 DRAM type 01=DDR */ |
0d88a10e5 [PATCH] EDAC: dri... |
149 150 151 |
enum i82875p_chips { I82875P = 0, }; |
0d88a10e5 [PATCH] EDAC: dri... |
152 153 |
struct i82875p_pvt { struct pci_dev *ovrfl_pdev; |
6d57348d7 [PATCH] drivers/e... |
154 |
void __iomem *ovrfl_window; |
0d88a10e5 [PATCH] EDAC: dri... |
155 |
}; |
0d88a10e5 [PATCH] EDAC: dri... |
156 157 158 |
struct i82875p_dev_info { const char *ctl_name; }; |
0d88a10e5 [PATCH] EDAC: dri... |
159 160 161 162 163 164 165 |
struct i82875p_error_info { u16 errsts; u32 eap; u8 des; u8 derrsyn; u16 errsts2; }; |
0d88a10e5 [PATCH] EDAC: dri... |
166 167 |
static const struct i82875p_dev_info i82875p_devs[] = { [I82875P] = { |
052dfb45c drivers/edac: cle... |
168 |
.ctl_name = "i82875p"}, |
0d88a10e5 [PATCH] EDAC: dri... |
169 |
}; |
f044091ca drivers/edac: rem... |
170 |
static struct pci_dev *mci_pdev; /* init dev: in case that AGP code has |
e7ecd8910 [PATCH] EDAC: for... |
171 172 |
* already registered driver */ |
456a2f955 drivers/edac: dri... |
173 |
static struct edac_pci_ctl_info *i82875p_pci; |
e7ecd8910 [PATCH] EDAC: for... |
174 |
static void i82875p_get_error_info(struct mem_ctl_info *mci, |
052dfb45c drivers/edac: cle... |
175 |
struct i82875p_error_info *info) |
0d88a10e5 [PATCH] EDAC: dri... |
176 |
{ |
37f04581a [PATCH] EDAC: PCI... |
177 178 179 |
struct pci_dev *pdev; pdev = to_pci_dev(mci->dev); |
0d88a10e5 [PATCH] EDAC: dri... |
180 181 182 183 184 |
/* * This is a mess because there is no atomic way to read all the * registers at once and the registers can transition from CE being * overwritten by UE. */ |
37f04581a [PATCH] EDAC: PCI... |
185 |
pci_read_config_word(pdev, I82875P_ERRSTS, &info->errsts); |
654ede200 drivers/edac: mod... |
186 187 188 |
if (!(info->errsts & 0x0081)) return; |
37f04581a [PATCH] EDAC: PCI... |
189 190 191 192 |
pci_read_config_dword(pdev, I82875P_EAP, &info->eap); pci_read_config_byte(pdev, I82875P_DES, &info->des); pci_read_config_byte(pdev, I82875P_DERRSYN, &info->derrsyn); pci_read_config_word(pdev, I82875P_ERRSTS, &info->errsts2); |
0d88a10e5 [PATCH] EDAC: dri... |
193 |
|
0d88a10e5 [PATCH] EDAC: dri... |
194 195 196 197 198 199 |
/* * If the error is the same then we can for both reads then * the first set of reads is valid. If there is a change then * there is a CE no info and the second set of reads is valid * and should be UE info. */ |
0d88a10e5 [PATCH] EDAC: dri... |
200 |
if ((info->errsts ^ info->errsts2) & 0x0081) { |
37f04581a [PATCH] EDAC: PCI... |
201 202 |
pci_read_config_dword(pdev, I82875P_EAP, &info->eap); pci_read_config_byte(pdev, I82875P_DES, &info->des); |
466b71d58 drivers/edac: Lin... |
203 |
pci_read_config_byte(pdev, I82875P_DERRSYN, &info->derrsyn); |
0d88a10e5 [PATCH] EDAC: dri... |
204 |
} |
654ede200 drivers/edac: mod... |
205 206 |
pci_write_bits16(pdev, I82875P_ERRSTS, 0x0081, 0x0081); |
0d88a10e5 [PATCH] EDAC: dri... |
207 |
} |
e7ecd8910 [PATCH] EDAC: for... |
208 |
static int i82875p_process_error_info(struct mem_ctl_info *mci, |
052dfb45c drivers/edac: cle... |
209 210 |
struct i82875p_error_info *info, int handle_errors) |
0d88a10e5 [PATCH] EDAC: dri... |
211 212 213 214 |
{ int row, multi_chan; multi_chan = mci->csrows[0].nr_channels - 1; |
654ede200 drivers/edac: mod... |
215 |
if (!(info->errsts & 0x0081)) |
0d88a10e5 [PATCH] EDAC: dri... |
216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 |
return 0; if (!handle_errors) return 1; if ((info->errsts ^ info->errsts2) & 0x0081) { edac_mc_handle_ce_no_info(mci, "UE overwrote CE"); info->errsts = info->errsts2; } info->eap >>= PAGE_SHIFT; row = edac_mc_find_csrow_by_page(mci, info->eap); if (info->errsts & 0x0080) edac_mc_handle_ue(mci, info->eap, 0, row, "i82875p UE"); else edac_mc_handle_ce(mci, info->eap, 0, info->derrsyn, row, |
052dfb45c drivers/edac: cle... |
233 234 |
multi_chan ? (info->des & 0x1) : 0, "i82875p CE"); |
0d88a10e5 [PATCH] EDAC: dri... |
235 236 237 |
return 1; } |
0d88a10e5 [PATCH] EDAC: dri... |
238 239 240 |
static void i82875p_check(struct mem_ctl_info *mci) { struct i82875p_error_info info; |
537fba289 [PATCH] EDAC: pri... |
241 242 |
debugf1("MC%d: %s() ", mci->mc_idx, __func__); |
0d88a10e5 [PATCH] EDAC: dri... |
243 244 245 |
i82875p_get_error_info(mci, &info); i82875p_process_error_info(mci, &info, 1); } |
131895251 [PATCH] EDAC: pro... |
246 247 |
/* Return 0 on success or 1 on failure. */ static int i82875p_setup_overfl_dev(struct pci_dev *pdev, |
052dfb45c drivers/edac: cle... |
248 249 |
struct pci_dev **ovrfl_pdev, void __iomem **ovrfl_window) |
0d88a10e5 [PATCH] EDAC: dri... |
250 |
{ |
131895251 [PATCH] EDAC: pro... |
251 252 |
struct pci_dev *dev; void __iomem *window; |
1c52152b3 drivers/edac: fix... |
253 |
int err; |
0d88a10e5 [PATCH] EDAC: dri... |
254 |
|
131895251 [PATCH] EDAC: pro... |
255 256 257 |
*ovrfl_pdev = NULL; *ovrfl_window = NULL; dev = pci_get_device(PCI_VEND_DEV(INTEL, 82875_6), NULL); |
0d88a10e5 [PATCH] EDAC: dri... |
258 |
|
131895251 [PATCH] EDAC: pro... |
259 260 |
if (dev == NULL) { /* Intel tells BIOS developers to hide device 6 which |
0d88a10e5 [PATCH] EDAC: dri... |
261 262 263 264 265 |
* configures the overflow device access containing * the DRBs - this is where we expose device 6. * http://www.x86-secret.com/articles/tweak/pat/patsecrets-2.htm */ pci_write_bits8(pdev, 0xf4, 0x2, 0x2); |
131895251 [PATCH] EDAC: pro... |
266 |
dev = pci_scan_single_device(pdev->bus, PCI_DEVFN(6, 0)); |
e7ecd8910 [PATCH] EDAC: for... |
267 |
|
131895251 [PATCH] EDAC: pro... |
268 269 |
if (dev == NULL) return 1; |
62456726d Fix 82875 PCI setup |
270 |
|
1c52152b3 drivers/edac: fix... |
271 272 273 274 275 276 277 |
err = pci_bus_add_device(dev); if (err) { i82875p_printk(KERN_ERR, "%s(): pci_bus_add_device() Failed ", __func__); } |
307d11444 i82875p_edac: fix... |
278 |
pci_bus_assign_resources(dev->bus); |
0d88a10e5 [PATCH] EDAC: dri... |
279 |
} |
e7ecd8910 [PATCH] EDAC: for... |
280 |
|
131895251 [PATCH] EDAC: pro... |
281 |
*ovrfl_pdev = dev; |
131895251 [PATCH] EDAC: pro... |
282 283 |
if (pci_enable_device(dev)) { i82875p_printk(KERN_ERR, "%s(): Failed to enable overflow " |
052dfb45c drivers/edac: cle... |
284 285 |
"device ", __func__); |
131895251 [PATCH] EDAC: pro... |
286 |
return 1; |
0d88a10e5 [PATCH] EDAC: dri... |
287 |
} |
131895251 [PATCH] EDAC: pro... |
288 |
if (pci_request_regions(dev, pci_name(dev))) { |
0d88a10e5 [PATCH] EDAC: dri... |
289 |
#ifdef CORRECT_BIOS |
637beb697 [PATCH] EDAC: i82... |
290 |
goto fail0; |
0d88a10e5 [PATCH] EDAC: dri... |
291 292 |
#endif } |
e7ecd8910 [PATCH] EDAC: for... |
293 |
|
0d88a10e5 [PATCH] EDAC: dri... |
294 |
/* cache is irrelevant for PCI bus reads/writes */ |
1dca00bd0 pci: use pci_iore... |
295 |
window = pci_ioremap_bar(dev, 0); |
131895251 [PATCH] EDAC: pro... |
296 |
if (window == NULL) { |
537fba289 [PATCH] EDAC: pri... |
297 298 |
i82875p_printk(KERN_ERR, "%s(): Failed to ioremap bar6 ", |
052dfb45c drivers/edac: cle... |
299 |
__func__); |
637beb697 [PATCH] EDAC: i82... |
300 |
goto fail1; |
0d88a10e5 [PATCH] EDAC: dri... |
301 |
} |
131895251 [PATCH] EDAC: pro... |
302 303 |
*ovrfl_window = window; return 0; |
0d88a10e5 [PATCH] EDAC: dri... |
304 |
|
052dfb45c drivers/edac: cle... |
305 |
fail1: |
131895251 [PATCH] EDAC: pro... |
306 |
pci_release_regions(dev); |
0d88a10e5 [PATCH] EDAC: dri... |
307 |
|
131895251 [PATCH] EDAC: pro... |
308 |
#ifdef CORRECT_BIOS |
052dfb45c drivers/edac: cle... |
309 |
fail0: |
131895251 [PATCH] EDAC: pro... |
310 311 312 313 314 |
pci_disable_device(dev); #endif /* NOTE: the ovrfl proc entry and pci_dev are intentionally left */ return 1; } |
0d88a10e5 [PATCH] EDAC: dri... |
315 |
|
131895251 [PATCH] EDAC: pro... |
316 317 318 319 320 |
/* Return 1 if dual channel mode is active. Else return 0. */ static inline int dual_channel_active(u32 drc) { return (drc >> 21) & 0x1; } |
0d88a10e5 [PATCH] EDAC: dri... |
321 |
|
131895251 [PATCH] EDAC: pro... |
322 |
static void i82875p_init_csrows(struct mem_ctl_info *mci, |
466b71d58 drivers/edac: Lin... |
323 324 |
struct pci_dev *pdev, void __iomem * ovrfl_window, u32 drc) |
131895251 [PATCH] EDAC: pro... |
325 326 327 328 |
{ struct csrow_info *csrow; unsigned long last_cumul_size; u8 value; |
466b71d58 drivers/edac: Lin... |
329 |
u32 drc_ddim; /* DRAM Data Integrity Mode 0=none,2=edac */ |
131895251 [PATCH] EDAC: pro... |
330 331 332 333 334 335 336 |
u32 cumul_size; int index; drc_ddim = (drc >> 18) & 0x1; last_cumul_size = 0; /* The dram row boundary (DRB) reg values are boundary address |
0d88a10e5 [PATCH] EDAC: dri... |
337 338 339 340 |
* for each DRAM row with a granularity of 32 or 64MB (single/dual * channel operation). DRB regs are cumulative; therefore DRB7 will * contain the total memory contained in all eight rows. */ |
131895251 [PATCH] EDAC: pro... |
341 342 343 |
for (index = 0; index < mci->nr_csrows; index++) { csrow = &mci->csrows[index]; |
0d88a10e5 [PATCH] EDAC: dri... |
344 345 346 |
value = readb(ovrfl_window + I82875P_DRB + index); cumul_size = value << (I82875P_DRB_SHIFT - PAGE_SHIFT); |
537fba289 [PATCH] EDAC: pri... |
347 348 349 |
debugf3("%s(): (%d) cumul_size 0x%x ", __func__, index, cumul_size); |
0d88a10e5 [PATCH] EDAC: dri... |
350 351 352 353 354 355 356 |
if (cumul_size == last_cumul_size) continue; /* not populated */ csrow->first_page = last_cumul_size; csrow->last_page = cumul_size - 1; csrow->nr_pages = cumul_size - last_cumul_size; last_cumul_size = cumul_size; |
131895251 [PATCH] EDAC: pro... |
357 |
csrow->grain = 1 << 12; /* I82875P_EAP has 4KiB reolution */ |
0d88a10e5 [PATCH] EDAC: dri... |
358 359 360 361 |
csrow->mtype = MEM_DDR; csrow->dtype = DEV_UNKNOWN; csrow->edac_mode = drc_ddim ? EDAC_SECDED : EDAC_NONE; } |
131895251 [PATCH] EDAC: pro... |
362 363 364 365 366 367 368 369 370 371 372 373 |
} static int i82875p_probe1(struct pci_dev *pdev, int dev_idx) { int rc = -ENODEV; struct mem_ctl_info *mci; struct i82875p_pvt *pvt; struct pci_dev *ovrfl_pdev; void __iomem *ovrfl_window; u32 drc; u32 nr_chans; struct i82875p_error_info discard; |
0d88a10e5 [PATCH] EDAC: dri... |
374 |
|
131895251 [PATCH] EDAC: pro... |
375 376 |
debugf0("%s() ", __func__); |
c3c52bce6 edac: fix module ... |
377 |
|
131895251 [PATCH] EDAC: pro... |
378 379 380 381 382 383 384 |
ovrfl_pdev = pci_get_device(PCI_VEND_DEV(INTEL, 82875_6), NULL); if (i82875p_setup_overfl_dev(pdev, &ovrfl_pdev, &ovrfl_window)) return -ENODEV; drc = readl(ovrfl_window + I82875P_DRC); nr_chans = dual_channel_active(drc) + 1; mci = edac_mc_alloc(sizeof(*pvt), I82875P_NR_CSROWS(nr_chans), |
b8f6f9755 drivers/edac: fix... |
385 |
nr_chans, 0); |
131895251 [PATCH] EDAC: pro... |
386 387 388 389 390 |
if (!mci) { rc = -ENOMEM; goto fail0; } |
09a81269c i82875p_edac: fix... |
391 392 |
/* Keeps mci available after edac_mc_del_mc() till edac_mc_free() */ kobject_get(&mci->edac_mci_kobj); |
131895251 [PATCH] EDAC: pro... |
393 394 395 396 397 398 399 400 401 |
debugf3("%s(): init mci ", __func__); mci->dev = &pdev->dev; mci->mtype_cap = MEM_FLAG_DDR; mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_SECDED; mci->edac_cap = EDAC_FLAG_UNKNOWN; mci->mod_name = EDAC_MOD_STR; mci->mod_ver = I82875P_REVISION; mci->ctl_name = i82875p_devs[dev_idx].ctl_name; |
c4192705f drivers/edac: add... |
402 |
mci->dev_name = pci_name(pdev); |
131895251 [PATCH] EDAC: pro... |
403 404 405 406 |
mci->edac_check = i82875p_check; mci->ctl_page_to_phys = NULL; debugf3("%s(): init pvt ", __func__); |
466b71d58 drivers/edac: Lin... |
407 |
pvt = (struct i82875p_pvt *)mci->pvt_info; |
131895251 [PATCH] EDAC: pro... |
408 409 410 |
pvt->ovrfl_pdev = ovrfl_pdev; pvt->ovrfl_window = ovrfl_window; i82875p_init_csrows(mci, pdev, ovrfl_window, drc); |
466b71d58 drivers/edac: Lin... |
411 |
i82875p_get_error_info(mci, &discard); /* clear counters */ |
0d88a10e5 [PATCH] EDAC: dri... |
412 |
|
2d7bbb91c [PATCH] EDAC: mc ... |
413 414 415 |
/* Here we assume that we will never see multiple instances of this * type of memory controller. The ID is therefore hardcoded to 0. */ |
b8f6f9755 drivers/edac: fix... |
416 |
if (edac_mc_add_mc(mci)) { |
537fba289 [PATCH] EDAC: pri... |
417 418 |
debugf3("%s(): failed edac_mc_add_mc() ", __func__); |
131895251 [PATCH] EDAC: pro... |
419 |
goto fail1; |
0d88a10e5 [PATCH] EDAC: dri... |
420 |
} |
456a2f955 drivers/edac: dri... |
421 422 423 424 425 426 427 428 429 430 431 432 |
/* allocating generic PCI control info */ i82875p_pci = edac_pci_create_generic_ctl(&pdev->dev, EDAC_MOD_STR); if (!i82875p_pci) { printk(KERN_WARNING "%s(): Unable to create PCI control ", __func__); printk(KERN_WARNING "%s(): PCI error report via EDAC not setup ", __func__); } |
0d88a10e5 [PATCH] EDAC: dri... |
433 |
/* get this far and it's successful */ |
537fba289 [PATCH] EDAC: pri... |
434 435 |
debugf3("%s(): success ", __func__); |
0d88a10e5 [PATCH] EDAC: dri... |
436 |
return 0; |
052dfb45c drivers/edac: cle... |
437 |
fail1: |
09a81269c i82875p_edac: fix... |
438 |
kobject_put(&mci->edac_mci_kobj); |
637beb697 [PATCH] EDAC: i82... |
439 |
edac_mc_free(mci); |
0d88a10e5 [PATCH] EDAC: dri... |
440 |
|
052dfb45c drivers/edac: cle... |
441 |
fail0: |
637beb697 [PATCH] EDAC: i82... |
442 |
iounmap(ovrfl_window); |
637beb697 [PATCH] EDAC: i82... |
443 |
pci_release_regions(ovrfl_pdev); |
0d88a10e5 [PATCH] EDAC: dri... |
444 |
|
637beb697 [PATCH] EDAC: i82... |
445 |
pci_disable_device(ovrfl_pdev); |
0d88a10e5 [PATCH] EDAC: dri... |
446 447 448 |
/* NOTE: the ovrfl proc entry and pci_dev are intentionally left */ return rc; } |
0d88a10e5 [PATCH] EDAC: dri... |
449 450 |
/* returns count (>= 0), or negative on error */ static int __devinit i82875p_init_one(struct pci_dev *pdev, |
052dfb45c drivers/edac: cle... |
451 |
const struct pci_device_id *ent) |
0d88a10e5 [PATCH] EDAC: dri... |
452 453 |
{ int rc; |
537fba289 [PATCH] EDAC: pri... |
454 455 |
debugf0("%s() ", __func__); |
537fba289 [PATCH] EDAC: pri... |
456 457 |
i82875p_printk(KERN_INFO, "i82875p init one "); |
e7ecd8910 [PATCH] EDAC: for... |
458 459 |
if (pci_enable_device(pdev) < 0) |
0d88a10e5 [PATCH] EDAC: dri... |
460 |
return -EIO; |
e7ecd8910 [PATCH] EDAC: for... |
461 |
|
0d88a10e5 [PATCH] EDAC: dri... |
462 |
rc = i82875p_probe1(pdev, ent->driver_data); |
e7ecd8910 [PATCH] EDAC: for... |
463 |
|
0d88a10e5 [PATCH] EDAC: dri... |
464 465 |
if (mci_pdev == NULL) mci_pdev = pci_dev_get(pdev); |
e7ecd8910 [PATCH] EDAC: for... |
466 |
|
0d88a10e5 [PATCH] EDAC: dri... |
467 468 |
return rc; } |
0d88a10e5 [PATCH] EDAC: dri... |
469 470 471 472 |
static void __devexit i82875p_remove_one(struct pci_dev *pdev) { struct mem_ctl_info *mci; struct i82875p_pvt *pvt = NULL; |
537fba289 [PATCH] EDAC: pri... |
473 474 |
debugf0("%s() ", __func__); |
0d88a10e5 [PATCH] EDAC: dri... |
475 |
|
456a2f955 drivers/edac: dri... |
476 477 |
if (i82875p_pci) edac_pci_release_generic_ctl(i82875p_pci); |
37f04581a [PATCH] EDAC: PCI... |
478 |
if ((mci = edac_mc_del_mc(&pdev->dev)) == NULL) |
0d88a10e5 [PATCH] EDAC: dri... |
479 |
return; |
466b71d58 drivers/edac: Lin... |
480 |
pvt = (struct i82875p_pvt *)mci->pvt_info; |
e7ecd8910 [PATCH] EDAC: for... |
481 |
|
0d88a10e5 [PATCH] EDAC: dri... |
482 483 484 485 486 487 488 489 490 491 |
if (pvt->ovrfl_window) iounmap(pvt->ovrfl_window); if (pvt->ovrfl_pdev) { #ifdef CORRECT_BIOS pci_release_regions(pvt->ovrfl_pdev); #endif /*CORRECT_BIOS */ pci_disable_device(pvt->ovrfl_pdev); pci_dev_put(pvt->ovrfl_pdev); } |
0d88a10e5 [PATCH] EDAC: dri... |
492 493 |
edac_mc_free(mci); } |
0d88a10e5 [PATCH] EDAC: dri... |
494 |
static const struct pci_device_id i82875p_pci_tbl[] __devinitdata = { |
e7ecd8910 [PATCH] EDAC: for... |
495 |
{ |
466b71d58 drivers/edac: Lin... |
496 497 |
PCI_VEND_DEV(INTEL, 82875_0), PCI_ANY_ID, PCI_ANY_ID, 0, 0, I82875P}, |
e7ecd8910 [PATCH] EDAC: for... |
498 |
{ |
466b71d58 drivers/edac: Lin... |
499 500 |
0, } /* 0 terminated list. */ |
0d88a10e5 [PATCH] EDAC: dri... |
501 502 503 |
}; MODULE_DEVICE_TABLE(pci, i82875p_pci_tbl); |
0d88a10e5 [PATCH] EDAC: dri... |
504 |
static struct pci_driver i82875p_driver = { |
680cbbbb0 [PATCH] EDAC: nam... |
505 |
.name = EDAC_MOD_STR, |
0d88a10e5 [PATCH] EDAC: dri... |
506 507 508 509 |
.probe = i82875p_init_one, .remove = __devexit_p(i82875p_remove_one), .id_table = i82875p_pci_tbl, }; |
da9bb1d27 [PATCH] EDAC: cor... |
510 |
static int __init i82875p_init(void) |
0d88a10e5 [PATCH] EDAC: dri... |
511 512 |
{ int pci_rc; |
537fba289 [PATCH] EDAC: pri... |
513 514 |
debugf3("%s() ", __func__); |
c3c52bce6 edac: fix module ... |
515 516 517 |
/* Ensure that the OPSTATE is set correctly for POLL or NMI */ opstate_init(); |
0d88a10e5 [PATCH] EDAC: dri... |
518 |
pci_rc = pci_register_driver(&i82875p_driver); |
e7ecd8910 [PATCH] EDAC: for... |
519 |
|
0d88a10e5 [PATCH] EDAC: dri... |
520 |
if (pci_rc < 0) |
637beb697 [PATCH] EDAC: i82... |
521 |
goto fail0; |
e7ecd8910 [PATCH] EDAC: for... |
522 |
|
0d88a10e5 [PATCH] EDAC: dri... |
523 |
if (mci_pdev == NULL) { |
e7ecd8910 [PATCH] EDAC: for... |
524 |
mci_pdev = pci_get_device(PCI_VENDOR_ID_INTEL, |
052dfb45c drivers/edac: cle... |
525 |
PCI_DEVICE_ID_INTEL_82875_0, NULL); |
e7ecd8910 [PATCH] EDAC: for... |
526 |
|
0d88a10e5 [PATCH] EDAC: dri... |
527 528 529 |
if (!mci_pdev) { debugf0("875p pci_get_device fail "); |
637beb697 [PATCH] EDAC: i82... |
530 531 |
pci_rc = -ENODEV; goto fail1; |
0d88a10e5 [PATCH] EDAC: dri... |
532 |
} |
e7ecd8910 [PATCH] EDAC: for... |
533 |
|
0d88a10e5 [PATCH] EDAC: dri... |
534 |
pci_rc = i82875p_init_one(mci_pdev, i82875p_pci_tbl); |
e7ecd8910 [PATCH] EDAC: for... |
535 |
|
0d88a10e5 [PATCH] EDAC: dri... |
536 537 538 |
if (pci_rc < 0) { debugf0("875p init fail "); |
637beb697 [PATCH] EDAC: i82... |
539 540 |
pci_rc = -ENODEV; goto fail1; |
0d88a10e5 [PATCH] EDAC: dri... |
541 542 |
} } |
e7ecd8910 [PATCH] EDAC: for... |
543 |
|
0d88a10e5 [PATCH] EDAC: dri... |
544 |
return 0; |
637beb697 [PATCH] EDAC: i82... |
545 |
|
052dfb45c drivers/edac: cle... |
546 |
fail1: |
637beb697 [PATCH] EDAC: i82... |
547 |
pci_unregister_driver(&i82875p_driver); |
052dfb45c drivers/edac: cle... |
548 |
fail0: |
637beb697 [PATCH] EDAC: i82... |
549 550 551 552 |
if (mci_pdev != NULL) pci_dev_put(mci_pdev); return pci_rc; |
0d88a10e5 [PATCH] EDAC: dri... |
553 |
} |
0d88a10e5 [PATCH] EDAC: dri... |
554 555 |
static void __exit i82875p_exit(void) { |
537fba289 [PATCH] EDAC: pri... |
556 557 |
debugf3("%s() ", __func__); |
0d88a10e5 [PATCH] EDAC: dri... |
558 |
|
09a81269c i82875p_edac: fix... |
559 560 |
i82875p_remove_one(mci_pdev); pci_dev_put(mci_pdev); |
0d88a10e5 [PATCH] EDAC: dri... |
561 |
pci_unregister_driver(&i82875p_driver); |
e7ecd8910 [PATCH] EDAC: for... |
562 |
|
0d88a10e5 [PATCH] EDAC: dri... |
563 |
} |
0d88a10e5 [PATCH] EDAC: dri... |
564 565 |
module_init(i82875p_init); module_exit(i82875p_exit); |
0d88a10e5 [PATCH] EDAC: dri... |
566 567 568 |
MODULE_LICENSE("GPL"); MODULE_AUTHOR("Linux Networx (http://lnxi.com) Thayne Harbaugh"); MODULE_DESCRIPTION("MC support for Intel 82875 memory hub controllers"); |
c3c52bce6 edac: fix module ... |
569 570 571 |
module_param(edac_op_state, int, 0444); MODULE_PARM_DESC(edac_op_state, "EDAC Error Reporting state: 0=Poll,1=NMI"); |