Blame view
drivers/spi/spi-orion.c
12.7 KB
60cadec9d spi: new orion_sp... |
1 |
/* |
ca632f556 spi: reorganize d... |
2 |
* Marvell Orion SPI controller driver |
60cadec9d spi: new orion_sp... |
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 |
* * Author: Shadi Ammouri <shadi@marvell.com> * Copyright (C) 2007-2008 Marvell Ltd. * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #include <linux/init.h> #include <linux/interrupt.h> #include <linux/delay.h> #include <linux/platform_device.h> #include <linux/err.h> #include <linux/io.h> #include <linux/spi/spi.h> #include <linux/spi/orion_spi.h> |
d7614de42 spi: Add module.h... |
20 |
#include <linux/module.h> |
60cadec9d spi: new orion_sp... |
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 |
#include <asm/unaligned.h> #define DRIVER_NAME "orion_spi" #define ORION_NUM_CHIPSELECTS 1 /* only one slave is supported*/ #define ORION_SPI_WAIT_RDY_MAX_LOOP 2000 /* in usec */ #define ORION_SPI_IF_CTRL_REG 0x00 #define ORION_SPI_IF_CONFIG_REG 0x04 #define ORION_SPI_DATA_OUT_REG 0x08 #define ORION_SPI_DATA_IN_REG 0x0c #define ORION_SPI_INT_CAUSE_REG 0x10 #define ORION_SPI_IF_8_16_BIT_MODE (1 << 5) #define ORION_SPI_CLK_PRESCALE_MASK 0x1F struct orion_spi { struct work_struct work; /* Lock access to transfer list. */ spinlock_t lock; struct list_head msg_queue; struct spi_master *master; void __iomem *base; unsigned int max_speed; unsigned int min_speed; struct orion_spi_info *spi_info; }; static struct workqueue_struct *orion_spi_wq; static inline void __iomem *spi_reg(struct orion_spi *orion_spi, u32 reg) { return orion_spi->base + reg; } static inline void orion_spi_setbits(struct orion_spi *orion_spi, u32 reg, u32 mask) { void __iomem *reg_addr = spi_reg(orion_spi, reg); u32 val; val = readl(reg_addr); val |= mask; writel(val, reg_addr); } static inline void orion_spi_clrbits(struct orion_spi *orion_spi, u32 reg, u32 mask) { void __iomem *reg_addr = spi_reg(orion_spi, reg); u32 val; val = readl(reg_addr); val &= ~mask; writel(val, reg_addr); } static int orion_spi_set_transfer_size(struct orion_spi *orion_spi, int size) { if (size == 16) { orion_spi_setbits(orion_spi, ORION_SPI_IF_CONFIG_REG, ORION_SPI_IF_8_16_BIT_MODE); } else if (size == 8) { orion_spi_clrbits(orion_spi, ORION_SPI_IF_CONFIG_REG, ORION_SPI_IF_8_16_BIT_MODE); } else { pr_debug("Bad bits per word value %d (only 8 or 16 are " "allowed). ", size); return -EINVAL; } return 0; } static int orion_spi_baudrate_set(struct spi_device *spi, unsigned int speed) { u32 tclk_hz; u32 rate; u32 prescale; u32 reg; struct orion_spi *orion_spi; orion_spi = spi_master_get_devdata(spi->master); tclk_hz = orion_spi->spi_info->tclk; /* * the supported rates are: 4,6,8...30 * round up as we look for equal or less speed */ rate = DIV_ROUND_UP(tclk_hz, speed); rate = roundup(rate, 2); /* check if requested speed is too small */ if (rate > 30) return -EINVAL; if (rate < 4) rate = 4; /* Convert the rate to SPI clock divisor value. */ prescale = 0x10 + rate/2; reg = readl(spi_reg(orion_spi, ORION_SPI_IF_CONFIG_REG)); reg = ((reg & ~ORION_SPI_CLK_PRESCALE_MASK) | prescale); writel(reg, spi_reg(orion_spi, ORION_SPI_IF_CONFIG_REG)); return 0; } /* * called only when no transfer is active on the bus */ static int orion_spi_setup_transfer(struct spi_device *spi, struct spi_transfer *t) { struct orion_spi *orion_spi; unsigned int speed = spi->max_speed_hz; unsigned int bits_per_word = spi->bits_per_word; int rc; orion_spi = spi_master_get_devdata(spi->master); if ((t != NULL) && t->speed_hz) speed = t->speed_hz; if ((t != NULL) && t->bits_per_word) bits_per_word = t->bits_per_word; rc = orion_spi_baudrate_set(spi, speed); if (rc) return rc; return orion_spi_set_transfer_size(orion_spi, bits_per_word); } static void orion_spi_set_cs(struct orion_spi *orion_spi, int enable) { if (enable) orion_spi_setbits(orion_spi, ORION_SPI_IF_CTRL_REG, 0x1); else orion_spi_clrbits(orion_spi, ORION_SPI_IF_CTRL_REG, 0x1); } static inline int orion_spi_wait_till_ready(struct orion_spi *orion_spi) { int i; for (i = 0; i < ORION_SPI_WAIT_RDY_MAX_LOOP; i++) { if (readl(spi_reg(orion_spi, ORION_SPI_INT_CAUSE_REG))) return 1; else udelay(1); } return -1; } static inline int orion_spi_write_read_8bit(struct spi_device *spi, const u8 **tx_buf, u8 **rx_buf) { void __iomem *tx_reg, *rx_reg, *int_reg; struct orion_spi *orion_spi; orion_spi = spi_master_get_devdata(spi->master); tx_reg = spi_reg(orion_spi, ORION_SPI_DATA_OUT_REG); rx_reg = spi_reg(orion_spi, ORION_SPI_DATA_IN_REG); int_reg = spi_reg(orion_spi, ORION_SPI_INT_CAUSE_REG); /* clear the interrupt cause register */ writel(0x0, int_reg); if (tx_buf && *tx_buf) writel(*(*tx_buf)++, tx_reg); else writel(0, tx_reg); if (orion_spi_wait_till_ready(orion_spi) < 0) { dev_err(&spi->dev, "TXS timed out "); return -1; } if (rx_buf && *rx_buf) *(*rx_buf)++ = readl(rx_reg); return 1; } static inline int orion_spi_write_read_16bit(struct spi_device *spi, const u16 **tx_buf, u16 **rx_buf) { void __iomem *tx_reg, *rx_reg, *int_reg; struct orion_spi *orion_spi; orion_spi = spi_master_get_devdata(spi->master); tx_reg = spi_reg(orion_spi, ORION_SPI_DATA_OUT_REG); rx_reg = spi_reg(orion_spi, ORION_SPI_DATA_IN_REG); int_reg = spi_reg(orion_spi, ORION_SPI_INT_CAUSE_REG); /* clear the interrupt cause register */ writel(0x0, int_reg); if (tx_buf && *tx_buf) writel(__cpu_to_le16(get_unaligned((*tx_buf)++)), tx_reg); else writel(0, tx_reg); if (orion_spi_wait_till_ready(orion_spi) < 0) { dev_err(&spi->dev, "TXS timed out "); return -1; } if (rx_buf && *rx_buf) put_unaligned(__le16_to_cpu(readl(rx_reg)), (*rx_buf)++); return 1; } static unsigned int orion_spi_write_read(struct spi_device *spi, struct spi_transfer *xfer) { struct orion_spi *orion_spi; unsigned int count; int word_len; orion_spi = spi_master_get_devdata(spi->master); word_len = spi->bits_per_word; count = xfer->len; if (word_len == 8) { const u8 *tx = xfer->tx_buf; u8 *rx = xfer->rx_buf; do { if (orion_spi_write_read_8bit(spi, &tx, &rx) < 0) goto out; count--; } while (count); } else if (word_len == 16) { const u16 *tx = xfer->tx_buf; u16 *rx = xfer->rx_buf; do { if (orion_spi_write_read_16bit(spi, &tx, &rx) < 0) goto out; count -= 2; } while (count); } out: return xfer->len - count; } static void orion_spi_work(struct work_struct *work) { struct orion_spi *orion_spi = container_of(work, struct orion_spi, work); spin_lock_irq(&orion_spi->lock); while (!list_empty(&orion_spi->msg_queue)) { struct spi_message *m; struct spi_device *spi; struct spi_transfer *t = NULL; int par_override = 0; int status = 0; int cs_active = 0; m = container_of(orion_spi->msg_queue.next, struct spi_message, queue); list_del_init(&m->queue); spin_unlock_irq(&orion_spi->lock); spi = m->spi; /* Load defaults */ status = orion_spi_setup_transfer(spi, NULL); if (status < 0) goto msg_done; list_for_each_entry(t, &m->transfers, transfer_list) { if (par_override || t->speed_hz || t->bits_per_word) { par_override = 1; status = orion_spi_setup_transfer(spi, t); if (status < 0) break; if (!t->speed_hz && !t->bits_per_word) par_override = 0; } if (!cs_active) { orion_spi_set_cs(orion_spi, 1); cs_active = 1; } if (t->len) m->actual_length += orion_spi_write_read(spi, t); if (t->delay_usecs) udelay(t->delay_usecs); if (t->cs_change) { orion_spi_set_cs(orion_spi, 0); cs_active = 0; } } msg_done: if (cs_active) orion_spi_set_cs(orion_spi, 0); m->status = status; m->complete(m->context); spin_lock_irq(&orion_spi->lock); } spin_unlock_irq(&orion_spi->lock); } static int __init orion_spi_reset(struct orion_spi *orion_spi) { /* Verify that the CS is deasserted */ orion_spi_set_cs(orion_spi, 0); return 0; } static int orion_spi_setup(struct spi_device *spi) { struct orion_spi *orion_spi; orion_spi = spi_master_get_devdata(spi->master); |
2bec19fea orion_spi: handle... |
364 365 366 367 |
/* Fix ac timing if required. */ if (orion_spi->spi_info->enable_clock_fix) orion_spi_setbits(orion_spi, ORION_SPI_IF_CONFIG_REG, (1 << 14)); |
60cadec9d spi: new orion_sp... |
368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 |
if ((spi->max_speed_hz == 0) || (spi->max_speed_hz > orion_spi->max_speed)) spi->max_speed_hz = orion_spi->max_speed; if (spi->max_speed_hz < orion_spi->min_speed) { dev_err(&spi->dev, "setup: requested speed too low %d Hz ", spi->max_speed_hz); return -EINVAL; } /* * baudrate & width will be set orion_spi_setup_transfer */ return 0; } static int orion_spi_transfer(struct spi_device *spi, struct spi_message *m) { struct orion_spi *orion_spi; struct spi_transfer *t = NULL; unsigned long flags; m->actual_length = 0; m->status = 0; /* reject invalid messages and transfers */ if (list_empty(&m->transfers) || !m->complete) return -EINVAL; orion_spi = spi_master_get_devdata(spi->master); list_for_each_entry(t, &m->transfers, transfer_list) { unsigned int bits_per_word = spi->bits_per_word; if (t->tx_buf == NULL && t->rx_buf == NULL && t->len) { dev_err(&spi->dev, "message rejected : " "invalid transfer data buffers "); goto msg_rejected; } |
e447d3588 spi/orion: Drop u... |
410 |
if (t->bits_per_word) |
60cadec9d spi: new orion_sp... |
411 412 413 414 415 416 417 418 419 420 421 |
bits_per_word = t->bits_per_word; if ((bits_per_word != 8) && (bits_per_word != 16)) { dev_err(&spi->dev, "message rejected : " "invalid transfer bits_per_word (%d bits) ", bits_per_word); goto msg_rejected; } /*make sure buffer length is even when working in 16 bit mode*/ |
e447d3588 spi/orion: Drop u... |
422 |
if ((t->bits_per_word == 16) && (t->len & 1)) { |
60cadec9d spi: new orion_sp... |
423 424 425 426 427 428 429 |
dev_err(&spi->dev, "message rejected : " "odd data length (%d) while in 16 bit mode ", t->len); goto msg_rejected; } |
f2fe1638f orion_spi: fix ha... |
430 |
if (t->speed_hz && t->speed_hz < orion_spi->min_speed) { |
60cadec9d spi: new orion_sp... |
431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 |
dev_err(&spi->dev, "message rejected : " "device min speed (%d Hz) exceeds " "required transfer speed (%d Hz) ", orion_spi->min_speed, t->speed_hz); goto msg_rejected; } } spin_lock_irqsave(&orion_spi->lock, flags); list_add_tail(&m->queue, &orion_spi->msg_queue); queue_work(orion_spi_wq, &orion_spi->work); spin_unlock_irqrestore(&orion_spi->lock, flags); return 0; msg_rejected: /* Message rejected and not queued */ m->status = -EINVAL; if (m->complete) m->complete(m->context); return -EINVAL; } static int __init orion_spi_probe(struct platform_device *pdev) { struct spi_master *master; struct orion_spi *spi; struct resource *r; struct orion_spi_info *spi_info; int status = 0; spi_info = pdev->dev.platform_data; master = spi_alloc_master(&pdev->dev, sizeof *spi); if (master == NULL) { dev_dbg(&pdev->dev, "master allocation failed "); return -ENOMEM; } if (pdev->id != -1) master->bus_num = pdev->id; |
e7db06b5d spi: move more sp... |
475 476 |
/* we support only mode 0, and no options */ master->mode_bits = 0; |
60cadec9d spi: new orion_sp... |
477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 |
master->setup = orion_spi_setup; master->transfer = orion_spi_transfer; master->num_chipselect = ORION_NUM_CHIPSELECTS; dev_set_drvdata(&pdev->dev, master); spi = spi_master_get_devdata(master); spi->master = master; spi->spi_info = spi_info; spi->max_speed = DIV_ROUND_UP(spi_info->tclk, 4); spi->min_speed = DIV_ROUND_UP(spi_info->tclk, 30); r = platform_get_resource(pdev, IORESOURCE_MEM, 0); if (r == NULL) { status = -ENODEV; goto out; } |
8e2943c04 spi: Convert uses... |
495 |
if (!request_mem_region(r->start, resource_size(r), |
6c7377ab6 spi: struct devic... |
496 |
dev_name(&pdev->dev))) { |
60cadec9d spi: new orion_sp... |
497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 |
status = -EBUSY; goto out; } spi->base = ioremap(r->start, SZ_1K); INIT_WORK(&spi->work, orion_spi_work); spin_lock_init(&spi->lock); INIT_LIST_HEAD(&spi->msg_queue); if (orion_spi_reset(spi) < 0) goto out_rel_mem; status = spi_register_master(master); if (status < 0) goto out_rel_mem; return status; out_rel_mem: |
8e2943c04 spi: Convert uses... |
517 |
release_mem_region(r->start, resource_size(r)); |
60cadec9d spi: new orion_sp... |
518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 |
out: spi_master_put(master); return status; } static int __exit orion_spi_remove(struct platform_device *pdev) { struct spi_master *master; struct orion_spi *spi; struct resource *r; master = dev_get_drvdata(&pdev->dev); spi = spi_master_get_devdata(master); cancel_work_sync(&spi->work); r = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
8e2943c04 spi: Convert uses... |
537 |
release_mem_region(r->start, resource_size(r)); |
60cadec9d spi: new orion_sp... |
538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 |
spi_unregister_master(master); return 0; } MODULE_ALIAS("platform:" DRIVER_NAME); static struct platform_driver orion_spi_driver = { .driver = { .name = DRIVER_NAME, .owner = THIS_MODULE, }, .remove = __exit_p(orion_spi_remove), }; static int __init orion_spi_init(void) { orion_spi_wq = create_singlethread_workqueue( orion_spi_driver.driver.name); if (orion_spi_wq == NULL) return -ENOMEM; return platform_driver_probe(&orion_spi_driver, orion_spi_probe); } module_init(orion_spi_init); static void __exit orion_spi_exit(void) { flush_workqueue(orion_spi_wq); platform_driver_unregister(&orion_spi_driver); destroy_workqueue(orion_spi_wq); } module_exit(orion_spi_exit); MODULE_DESCRIPTION("Orion SPI driver"); MODULE_AUTHOR("Shadi Ammouri <shadi@marvell.com>"); MODULE_LICENSE("GPL"); |