Blame view
drivers/edac/Kconfig
13.3 KB
da9bb1d27 [PATCH] EDAC: cor... |
1 2 |
# # EDAC Kconfig |
4577ca556 edac: remove EDAC... |
3 |
# Copyright (c) 2008 Doug Thompson www.softwarebitmaker.com |
da9bb1d27 [PATCH] EDAC: cor... |
4 |
# Licensed and distributed under the GPL |
b01aec9b2 EDAC: Cleanup ato... |
5 6 7 |
config EDAC_ATOMIC_SCRUB bool |
da9bb1d27 [PATCH] EDAC: cor... |
8 |
|
544516638 EDAC: Fix EDAC Kc... |
9 10 |
config EDAC_SUPPORT bool |
751cb5e56 Use menuconfig ob... |
11 |
menuconfig EDAC |
e3c4ff6d8 EDAC: Remove EDAC... |
12 13 |
tristate "EDAC (Error Detection And Correction) reporting" depends on HAS_IOMEM && EDAC_SUPPORT && RAS |
da9bb1d27 [PATCH] EDAC: cor... |
14 |
help |
a06b85ff0 EDAC: Update Kcon... |
15 16 17 |
EDAC is a subsystem along with hardware-specific drivers designed to report hardware errors. These are low-level errors that are reported in the CPU or supporting chipset or other subsystems: |
8cb2a3983 drivers/edac: add... |
18 19 |
memory errors, cache errors, PCI errors, thermal throttling, etc.. If unsure, select 'Y'. |
da9bb1d27 [PATCH] EDAC: cor... |
20 |
|
a06b85ff0 EDAC: Update Kcon... |
21 |
The mailing list for the EDAC project is linux-edac@vger.kernel.org. |
57c432b54 [PATCH] edac: mar... |
22 |
|
751cb5e56 Use menuconfig ob... |
23 |
if EDAC |
da9bb1d27 [PATCH] EDAC: cor... |
24 |
|
199747106 edac: add a new p... |
25 26 27 28 29 30 31 |
config EDAC_LEGACY_SYSFS bool "EDAC legacy sysfs" default y help Enable the compatibility sysfs nodes. Use 'Y' if your edac utilities aren't ported to work with the newer structures. |
da9bb1d27 [PATCH] EDAC: cor... |
32 33 |
config EDAC_DEBUG bool "Debugging" |
1c5bf7811 EDAC: Select DEBU... |
34 |
select DEBUG_FS |
da9bb1d27 [PATCH] EDAC: cor... |
35 |
help |
37929874d EDAC: Boundary-ch... |
36 37 38 39 |
This turns on debugging information for the entire EDAC subsystem. You do so by inserting edac_module with "edac_debug_level=x." Valid levels are 0-4 (from low to high) and by default it is set to 2. Usually you should select 'N' here. |
da9bb1d27 [PATCH] EDAC: cor... |
40 |
|
9cdeb404a EDAC, MCE: Rework... |
41 |
config EDAC_DECODE_MCE |
0d18b2e34 x86: EDAC: carve ... |
42 |
tristate "Decode MCEs in human-readable form (only on AMD for now)" |
168eb34de EDAC: Correct Kco... |
43 |
depends on CPU_SUP_AMD && X86_MCE_AMD |
0d18b2e34 x86: EDAC: carve ... |
44 45 46 |
default y ---help--- Enable this option if you want to decode Machine Check Exceptions |
25985edce Fix common misspe... |
47 |
occurring on your machine in human-readable form. |
0d18b2e34 x86: EDAC: carve ... |
48 49 50 51 |
You should definitely say Y here in case you want to decode MCEs which occur really early upon boot, before the module infrastructure has been initialized. |
77c5f5d2f ghes_edac: Regist... |
52 53 |
config EDAC_GHES bool "Output ACPI APEI/GHES BIOS detected errors via EDAC" |
e3c4ff6d8 EDAC: Remove EDAC... |
54 |
depends on ACPI_APEI_GHES && (EDAC=y) |
77c5f5d2f ghes_edac: Regist... |
55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 |
help Not all machines support hardware-driven error report. Some of those provide a BIOS-driven error report mechanism via ACPI, using the APEI/GHES driver. By enabling this option, the error reports provided by GHES are sent to userspace via the EDAC API. When this option is enabled, it will disable the hardware-driven mechanisms, if a GHES BIOS is detected, entering into the "Firmware First" mode. It should be noticed that keeping both GHES and a hardware-driven error mechanism won't work well, as BIOS will race with OS, while reading the error registers. So, if you want to not use "Firmware first" GHES error mechanism, you should disable GHES either at compilation time or by passing "ghes.disable=1" Kernel parameter at boot time. In doubt, say 'Y'. |
7d6034d32 amd64_edac: add m... |
73 |
config EDAC_AMD64 |
f5b10c45e amd64_edac: Build... |
74 |
tristate "AMD64 (Opteron, Athlon64)" |
e3c4ff6d8 EDAC: Remove EDAC... |
75 |
depends on AMD_NB && EDAC_DECODE_MCE |
7d6034d32 amd64_edac: add m... |
76 |
help |
027dbd6f5 amd64_edac: Remov... |
77 |
Support for error detection and correction of DRAM ECC errors on |
f5b10c45e amd64_edac: Build... |
78 |
the AMD64 families (>= K8) of memory controllers. |
7d6034d32 amd64_edac: add m... |
79 80 |
config EDAC_AMD64_ERROR_INJECTION |
9cdeb404a EDAC, MCE: Rework... |
81 |
bool "Sysfs HW Error injection facilities" |
7d6034d32 amd64_edac: add m... |
82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 |
depends on EDAC_AMD64 help Recent Opterons (Family 10h and later) provide for Memory Error Injection into the ECC detection circuits. The amd64_edac module allows the operator/user to inject Uncorrectable and Correctable errors into DRAM. When enabled, in each of the respective memory controller directories (/sys/devices/system/edac/mc/mcX), there are 3 input files: - inject_section (0..3, 16-byte section of 64-byte cacheline), - inject_word (0..8, 16-bit word of 16-byte section), - inject_ecc_vector (hex ecc vector: select bits of inject word) In addition, there are two control files, inject_read and inject_write, which trigger the DRAM ECC Read and Write respectively. |
da9bb1d27 [PATCH] EDAC: cor... |
98 99 100 |
config EDAC_AMD76X tristate "AMD 76x (760, 762, 768)" |
e3c4ff6d8 EDAC: Remove EDAC... |
101 |
depends on PCI && X86_32 |
da9bb1d27 [PATCH] EDAC: cor... |
102 103 104 105 106 107 |
help Support for error detection and correction on the AMD 76x series of chipsets used with the Athlon processor. config EDAC_E7XXX tristate "Intel e7xxx (e7205, e7500, e7501, e7505)" |
e3c4ff6d8 EDAC: Remove EDAC... |
108 |
depends on PCI && X86_32 |
da9bb1d27 [PATCH] EDAC: cor... |
109 110 111 112 113 |
help Support for error detection and correction on the Intel E7205, E7500, E7501 and E7505 server chipsets. config EDAC_E752X |
5135b797c edac: new support... |
114 |
tristate "Intel e752x (e7520, e7525, e7320) and 3100" |
e3c4ff6d8 EDAC: Remove EDAC... |
115 |
depends on PCI && X86 |
da9bb1d27 [PATCH] EDAC: cor... |
116 117 118 |
help Support for error detection and correction on the Intel E7520, E7525, E7320 server chipsets. |
5a2c675c8 drivers/edac: new... |
119 120 |
config EDAC_I82443BXGX tristate "Intel 82443BX/GX (440BX/GX)" |
e3c4ff6d8 EDAC: Remove EDAC... |
121 |
depends on PCI && X86_32 |
28f96eeaf drivers/edac-new-... |
122 |
depends on BROKEN |
5a2c675c8 drivers/edac: new... |
123 124 125 |
help Support for error detection and correction on the Intel 82443BX/GX memory controllers (440BX/GX chipsets). |
da9bb1d27 [PATCH] EDAC: cor... |
126 127 |
config EDAC_I82875P tristate "Intel 82875p (D82875P, E7210)" |
e3c4ff6d8 EDAC: Remove EDAC... |
128 |
depends on PCI && X86_32 |
da9bb1d27 [PATCH] EDAC: cor... |
129 130 131 |
help Support for error detection and correction on the Intel DP82785P and E7210 server chipsets. |
420390f06 drivers/edac: new... |
132 133 |
config EDAC_I82975X tristate "Intel 82975x (D82975x)" |
e3c4ff6d8 EDAC: Remove EDAC... |
134 |
depends on PCI && X86 |
420390f06 drivers/edac: new... |
135 136 137 |
help Support for error detection and correction on the Intel DP82975x server chipsets. |
535c6a530 drivers/edac: new... |
138 139 |
config EDAC_I3000 tristate "Intel 3000/3010" |
e3c4ff6d8 EDAC: Remove EDAC... |
140 |
depends on PCI && X86 |
535c6a530 drivers/edac: new... |
141 142 143 |
help Support for error detection and correction on the Intel 3000 and 3010 server chipsets. |
dd8ef1db8 edac: i3200 memor... |
144 145 |
config EDAC_I3200 tristate "Intel 3200" |
e3c4ff6d8 EDAC: Remove EDAC... |
146 |
depends on PCI && X86 |
dd8ef1db8 edac: i3200 memor... |
147 148 149 |
help Support for error detection and correction on the Intel 3200 and 3210 server chipsets. |
7ee40b897 ie31200_edac: Int... |
150 151 |
config EDAC_IE31200 tristate "Intel e312xx" |
e3c4ff6d8 EDAC: Remove EDAC... |
152 |
depends on PCI && X86 |
7ee40b897 ie31200_edac: Int... |
153 154 155 |
help Support for error detection and correction on the Intel E3-1200 based DRAM controllers. |
df8bc08c1 edac x38: new MC ... |
156 157 |
config EDAC_X38 tristate "Intel X38" |
e3c4ff6d8 EDAC: Remove EDAC... |
158 |
depends on PCI && X86 |
df8bc08c1 edac x38: new MC ... |
159 160 161 |
help Support for error detection and correction on the Intel X38 server chipsets. |
920c8df6a edac: driver for ... |
162 163 |
config EDAC_I5400 tristate "Intel 5400 (Seaburg) chipsets" |
e3c4ff6d8 EDAC: Remove EDAC... |
164 |
depends on PCI && X86 |
920c8df6a edac: driver for ... |
165 166 167 |
help Support for error detection and correction the Intel i5400 MCH chipset (Seaburg). |
a0c36a1f0 i7core_edac: Add ... |
168 169 |
config EDAC_I7CORE tristate "Intel i7 Core (Nehalem) processors" |
e3c4ff6d8 EDAC: Remove EDAC... |
170 |
depends on PCI && X86 && X86_MCE_INTEL |
a0c36a1f0 i7core_edac: Add ... |
171 172 |
help Support for error detection and correction the Intel |
696e409db edac_mce: Add an ... |
173 174 175 |
i7 Core (Nehalem) Integrated Memory Controller that exists on newer processors like i7 Core, i7 Core Extreme, Xeon 35xx and Xeon 55xx processors. |
a0c36a1f0 i7core_edac: Add ... |
176 |
|
da9bb1d27 [PATCH] EDAC: cor... |
177 178 |
config EDAC_I82860 tristate "Intel 82860" |
e3c4ff6d8 EDAC: Remove EDAC... |
179 |
depends on PCI && X86_32 |
da9bb1d27 [PATCH] EDAC: cor... |
180 181 182 183 184 185 |
help Support for error detection and correction on the Intel 82860 chipset. config EDAC_R82600 tristate "Radisys 82600 embedded chipset" |
e3c4ff6d8 EDAC: Remove EDAC... |
186 |
depends on PCI && X86_32 |
da9bb1d27 [PATCH] EDAC: cor... |
187 188 189 |
help Support for error detection and correction on the Radisys 82600 embedded chipset. |
eb60705ac drivers/edac: new... |
190 191 |
config EDAC_I5000 tristate "Intel Greencreek/Blackford chipset" |
e3c4ff6d8 EDAC: Remove EDAC... |
192 |
depends on X86 && PCI |
eb60705ac drivers/edac: new... |
193 194 195 |
help Support for error detection and correction the Intel Greekcreek/Blackford chipsets. |
8f421c595 edac: i5100 new i... |
196 197 |
config EDAC_I5100 tristate "Intel San Clemente MCH" |
e3c4ff6d8 EDAC: Remove EDAC... |
198 |
depends on X86 && PCI |
8f421c595 edac: i5100 new i... |
199 200 201 |
help Support for error detection and correction the Intel San Clemente MCH. |
fcaf780b2 i7300_edac: start... |
202 203 |
config EDAC_I7300 tristate "Intel Clarksboro MCH" |
e3c4ff6d8 EDAC: Remove EDAC... |
204 |
depends on X86 && PCI |
fcaf780b2 i7300_edac: start... |
205 206 207 |
help Support for error detection and correction the Intel Clarksboro MCH (Intel 7300 chipset). |
3d78c9af7 edac: sb_edac: Ad... |
208 |
config EDAC_SBRIDGE |
50d1bb936 sb_edac: add supp... |
209 |
tristate "Intel Sandy-Bridge/Ivy-Bridge/Haswell Integrated MC" |
e3c4ff6d8 EDAC: Remove EDAC... |
210 |
depends on PCI && X86_64 && X86_MCE_INTEL && PCI_MMCONFIG |
3d78c9af7 edac: sb_edac: Ad... |
211 212 |
help Support for error detection and correction the Intel |
50d1bb936 sb_edac: add supp... |
213 |
Sandy Bridge, Ivy Bridge and Haswell Integrated Memory Controllers. |
3d78c9af7 edac: sb_edac: Ad... |
214 |
|
4ec656bdf EDAC, skx_edac: A... |
215 216 |
config EDAC_SKX tristate "Intel Skylake server Integrated MC" |
e3c4ff6d8 EDAC: Remove EDAC... |
217 |
depends on PCI && X86_64 && X86_MCE_INTEL && PCI_MMCONFIG |
4ec656bdf EDAC, skx_edac: A... |
218 219 220 |
help Support for error detection and correction the Intel Skylake server Integrated Memory Controllers. |
5c71ad17f EDAC, pnd2_edac: ... |
221 222 |
config EDAC_PND2 tristate "Intel Pondicherry2" |
e3c4ff6d8 EDAC: Remove EDAC... |
223 |
depends on PCI && X86_64 && X86_MCE_INTEL |
5c71ad17f EDAC, pnd2_edac: ... |
224 225 226 227 228 |
help Support for error detection and correction on the Intel Pondicherry2 Integrated Memory Controller. This SoC IP is first used on the Apollo Lake platform and Denverton micro-server but may appear on others in the future. |
a9a753d53 drivers-edac: add... |
229 |
config EDAC_MPC85XX |
b48462517 edac: mpc85xx add... |
230 |
tristate "Freescale MPC83xx / MPC85xx" |
e3c4ff6d8 EDAC: Remove EDAC... |
231 |
depends on FSL_SOC |
a9a753d53 drivers-edac: add... |
232 233 |
help Support for error detection and correction on the Freescale |
74210267a EDAC, mpc8xxx: Ad... |
234 |
MPC8349, MPC8560, MPC8540, MPC8548, T4240 |
a9a753d53 drivers-edac: add... |
235 |
|
eeb3d68b6 EDAC, layerscape:... |
236 237 |
config EDAC_LAYERSCAPE tristate "Freescale Layerscape DDR" |
e3c4ff6d8 EDAC: Remove EDAC... |
238 |
depends on ARCH_LAYERSCAPE |
eeb3d68b6 EDAC, layerscape:... |
239 240 241 |
help Support for error detection and correction on Freescale memory controllers on Layerscape SoCs. |
4f4aeeabc drivers-edac: add... |
242 243 |
config EDAC_MV64X60 tristate "Marvell MV64x60" |
e3c4ff6d8 EDAC: Remove EDAC... |
244 |
depends on MV64X60 |
4f4aeeabc drivers-edac: add... |
245 246 247 |
help Support for error detection and correction on the Marvell MV64360 and MV64460 chipsets. |
7d8536fb4 drivers/edac: new... |
248 249 |
config EDAC_PASEMI tristate "PA Semi PWRficient" |
e3c4ff6d8 EDAC: Remove EDAC... |
250 |
depends on PPC_PASEMI && PCI |
7d8536fb4 drivers/edac: new... |
251 252 253 |
help Support for error detection and correction on PA Semi PWRficient. |
48764e414 drivers-edac: add... |
254 255 |
config EDAC_CELL tristate "Cell Broadband Engine memory controller" |
e3c4ff6d8 EDAC: Remove EDAC... |
256 |
depends on PPC_CELL_COMMON |
48764e414 drivers-edac: add... |
257 258 259 260 |
help Support for error detection and correction on the Cell Broadband Engine internal memory controller on platform without a hypervisor |
7d8536fb4 drivers/edac: new... |
261 |
|
dba7a77c0 edac: new ppc4xx ... |
262 263 |
config EDAC_PPC4XX tristate "PPC4xx IBM DDR2 Memory Controller" |
e3c4ff6d8 EDAC: Remove EDAC... |
264 |
depends on 4xx |
dba7a77c0 edac: new ppc4xx ... |
265 266 267 268 269 |
help This enables support for EDAC on the ECC memory used with the IBM DDR2 memory controller found in various PowerPC 4xx embedded processors such as the 405EX[r], 440SP, 440SPe, 460EX, 460GT and 460SX. |
e87655841 edac: AMD8131 dri... |
270 271 |
config EDAC_AMD8131 tristate "AMD8131 HyperTransport PCI-X Tunnel" |
e3c4ff6d8 EDAC: Remove EDAC... |
272 |
depends on PCI && PPC_MAPLE |
e87655841 edac: AMD8131 dri... |
273 274 275 |
help Support for error detection and correction on the AMD8131 HyperTransport PCI-X Tunnel chip. |
715fe7af9 edac: AMD8111 & A... |
276 277 |
Note, add more Kconfig dependency if it's adopted on some machine other than Maple. |
e87655841 edac: AMD8131 dri... |
278 |
|
58b4ce6f2 edac: AMD8111 dri... |
279 280 |
config EDAC_AMD8111 tristate "AMD8111 HyperTransport I/O Hub" |
e3c4ff6d8 EDAC: Remove EDAC... |
281 |
depends on PCI && PPC_MAPLE |
58b4ce6f2 edac: AMD8111 dri... |
282 283 284 |
help Support for error detection and correction on the AMD8111 HyperTransport I/O Hub chip. |
715fe7af9 edac: AMD8111 & A... |
285 286 |
Note, add more Kconfig dependency if it's adopted on some machine other than Maple. |
58b4ce6f2 edac: AMD8111 dri... |
287 |
|
2a9036aff edac: add CPC925 ... |
288 289 |
config EDAC_CPC925 tristate "IBM CPC925 Memory Controller (PPC970FX)" |
e3c4ff6d8 EDAC: Remove EDAC... |
290 |
depends on PPC64 |
2a9036aff edac: add CPC925 ... |
291 292 293 294 295 |
help Support for error detection and correction on the IBM CPC925 Bridge and Memory Controller, which is a companion chip to the PowerPC 970 family of processors. |
5c7707554 drivers/edac: pro... |
296 297 |
config EDAC_TILE tristate "Tilera Memory Controller" |
e3c4ff6d8 EDAC: Remove EDAC... |
298 |
depends on TILE |
5c7707554 drivers/edac: pro... |
299 300 301 302 |
default y help Support for error detection and correction on the Tilera memory controller. |
a1b01edb2 edac: add support... |
303 304 |
config EDAC_HIGHBANK_MC tristate "Highbank Memory Controller" |
e3c4ff6d8 EDAC: Remove EDAC... |
305 |
depends on ARCH_HIGHBANK |
a1b01edb2 edac: add support... |
306 307 308 |
help Support for error detection and correction on the Calxeda Highbank memory controller. |
69154d069 edac: add support... |
309 310 |
config EDAC_HIGHBANK_L2 tristate "Highbank L2 Cache" |
e3c4ff6d8 EDAC: Remove EDAC... |
311 |
depends on ARCH_HIGHBANK |
69154d069 edac: add support... |
312 313 314 |
help Support for error detection and correction on the Calxeda Highbank memory controller. |
f65aad417 MIPS: Cavium: Add... |
315 316 |
config EDAC_OCTEON_PC tristate "Cavium Octeon Primary Caches" |
e3c4ff6d8 EDAC: Remove EDAC... |
317 |
depends on CPU_CAVIUM_OCTEON |
f65aad417 MIPS: Cavium: Add... |
318 319 320 321 322 323 |
help Support for error detection and correction on the primary caches of the cnMIPS cores of Cavium Octeon family SOCs. config EDAC_OCTEON_L2C tristate "Cavium Octeon Secondary Caches (L2C)" |
e3c4ff6d8 EDAC: Remove EDAC... |
324 |
depends on CAVIUM_OCTEON_SOC |
f65aad417 MIPS: Cavium: Add... |
325 326 327 328 329 330 |
help Support for error detection and correction on the Cavium Octeon family of SOCs. config EDAC_OCTEON_LMC tristate "Cavium Octeon DRAM Memory Controller (LMC)" |
e3c4ff6d8 EDAC: Remove EDAC... |
331 |
depends on CAVIUM_OCTEON_SOC |
f65aad417 MIPS: Cavium: Add... |
332 333 334 335 336 337 |
help Support for error detection and correction on the Cavium Octeon family of SOCs. config EDAC_OCTEON_PCI tristate "Cavium Octeon PCI Controller" |
e3c4ff6d8 EDAC: Remove EDAC... |
338 |
depends on PCI && CAVIUM_OCTEON_SOC |
f65aad417 MIPS: Cavium: Add... |
339 340 341 |
help Support for error detection and correction on the Cavium Octeon family of SOCs. |
41003396f EDAC, thunderx: A... |
342 343 |
config EDAC_THUNDERX tristate "Cavium ThunderX EDAC" |
41003396f EDAC, thunderx: A... |
344 345 346 347 348 349 350 |
depends on ARM64 depends on PCI help Support for error detection and correction on the Cavium ThunderX memory controllers (LMC), Cache Coherent Processor Interconnect (CCPI) and L2 cache blocks (TAD, CBC, MCI). |
c3eea1942 EDAC, altera: Add... |
351 352 |
config EDAC_ALTERA bool "Altera SOCFPGA ECC" |
e3c4ff6d8 EDAC: Remove EDAC... |
353 |
depends on EDAC=y && ARCH_SOCFPGA |
71bcada88 edac: altera: Add... |
354 355 |
help Support for error detection and correction on the |
c3eea1942 EDAC, altera: Add... |
356 357 358 359 360 361 |
Altera SOCs. This must be selected for SDRAM ECC. Note that the preloader must initialize the SDRAM before loading the kernel. config EDAC_ALTERA_L2C bool "Altera L2 Cache ECC" |
3a8f21f17 EDAC, altera: Mak... |
362 |
depends on EDAC_ALTERA=y && CACHE_L2X0 |
c3eea1942 EDAC, altera: Add... |
363 364 365 |
help Support for error detection and correction on the Altera L2 cache Memory for Altera SoCs. This option |
3a8f21f17 EDAC, altera: Mak... |
366 |
requires L2 cache. |
c3eea1942 EDAC, altera: Add... |
367 368 369 370 371 372 373 |
config EDAC_ALTERA_OCRAM bool "Altera On-Chip RAM ECC" depends on EDAC_ALTERA=y && SRAM && GENERIC_ALLOCATOR help Support for error detection and correction on the Altera On-Chip RAM Memory for Altera SoCs. |
71bcada88 edac: altera: Add... |
374 |
|
ab8c1e0fb EDAC, altera: Add... |
375 376 377 378 379 380 |
config EDAC_ALTERA_ETHERNET bool "Altera Ethernet FIFO ECC" depends on EDAC_ALTERA=y help Support for error detection and correction on the Altera Ethernet FIFO Memory for Altera SoCs. |
c6882fb2e EDAC, altera: Add... |
381 382 383 384 385 386 |
config EDAC_ALTERA_NAND bool "Altera NAND FIFO ECC" depends on EDAC_ALTERA=y && MTD_NAND_DENALI help Support for error detection and correction on the Altera NAND FIFO Memory for Altera SoCs. |
e8263793b EDAC, altera: Add... |
387 388 389 390 391 392 |
config EDAC_ALTERA_DMA bool "Altera DMA FIFO ECC" depends on EDAC_ALTERA=y && PL330_DMA=y help Support for error detection and correction on the Altera DMA FIFO Memory for Altera SoCs. |
c609581d1 EDAC, altera: Add... |
393 394 395 396 397 398 |
config EDAC_ALTERA_USB bool "Altera USB FIFO ECC" depends on EDAC_ALTERA=y && USB_DWC2 help Support for error detection and correction on the Altera USB FIFO Memory for Altera SoCs. |
485fe9e24 EDAC, altera: Add... |
399 400 401 402 403 404 |
config EDAC_ALTERA_QSPI bool "Altera QSPI FIFO ECC" depends on EDAC_ALTERA=y && SPI_CADENCE_QUADSPI help Support for error detection and correction on the Altera QSPI FIFO Memory for Altera SoCs. |
911049845 EDAC, altera: Add... |
405 406 407 408 409 410 |
config EDAC_ALTERA_SDMMC bool "Altera SDMMC FIFO ECC" depends on EDAC_ALTERA=y && MMC_DW help Support for error detection and correction on the Altera SDMMC FIFO Memory for Altera SoCs. |
ae9b56e39 EDAC, synps: Add ... |
411 412 |
config EDAC_SYNOPSYS tristate "Synopsys DDR Memory Controller" |
e3c4ff6d8 EDAC: Remove EDAC... |
413 |
depends on ARCH_ZYNQ |
ae9b56e39 EDAC, synps: Add ... |
414 415 416 |
help Support for error detection and correction on the Synopsys DDR memory controller. |
0d4429301 EDAC: Add APM X-G... |
417 418 |
config EDAC_XGENE tristate "APM X-Gene SoC" |
e3c4ff6d8 EDAC: Remove EDAC... |
419 |
depends on (ARM64 || COMPILE_TEST) |
0d4429301 EDAC: Add APM X-G... |
420 421 422 |
help Support for error detection and correction on the APM X-Gene family of SOCs. |
751cb5e56 Use menuconfig ob... |
423 |
endif # EDAC |