Blame view
drivers/edac/octeon_edac-pci.c
2.72 KB
f65aad417 MIPS: Cavium: Add... |
1 2 3 4 5 |
/* * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * |
e1ced0979 MIPS/EDAC: Improv... |
6 |
* Copyright (C) 2012 Cavium, Inc. |
f65aad417 MIPS: Cavium: Add... |
7 8 9 10 11 12 13 14 15 16 17 18 19 |
* Copyright (C) 2009 Wind River Systems, * written by Ralf Baechle <ralf@linux-mips.org> */ #include <linux/module.h> #include <linux/init.h> #include <linux/slab.h> #include <linux/io.h> #include <linux/edac.h> #include <asm/octeon/cvmx.h> #include <asm/octeon/cvmx-npi-defs.h> #include <asm/octeon/cvmx-pci-defs.h> #include <asm/octeon/octeon.h> |
f65aad417 MIPS: Cavium: Add... |
20 |
#include "edac_module.h" |
e1ced0979 MIPS/EDAC: Improv... |
21 |
static void octeon_pci_poll(struct edac_pci_ctl_info *pci) |
f65aad417 MIPS: Cavium: Add... |
22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 |
{ union cvmx_pci_cfg01 cfg01; cfg01.u32 = octeon_npi_read32(CVMX_NPI_PCI_CFG01); if (cfg01.s.dpe) { /* Detected parity error */ edac_pci_handle_pe(pci, pci->ctl_name); cfg01.s.dpe = 1; /* Reset */ octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32); } if (cfg01.s.sse) { edac_pci_handle_npe(pci, "Signaled System Error"); cfg01.s.sse = 1; /* Reset */ octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32); } if (cfg01.s.rma) { edac_pci_handle_npe(pci, "Received Master Abort"); cfg01.s.rma = 1; /* Reset */ octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32); } if (cfg01.s.rta) { edac_pci_handle_npe(pci, "Received Target Abort"); cfg01.s.rta = 1; /* Reset */ octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32); } if (cfg01.s.sta) { edac_pci_handle_npe(pci, "Signaled Target Abort"); cfg01.s.sta = 1; /* Reset */ octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32); } if (cfg01.s.mdpe) { edac_pci_handle_npe(pci, "Master Data Parity Error"); cfg01.s.mdpe = 1; /* Reset */ octeon_npi_write32(CVMX_NPI_PCI_CFG01, cfg01.u32); } |
f65aad417 MIPS: Cavium: Add... |
56 |
} |
9b3c6e85c Drivers: edac: re... |
57 |
static int octeon_pci_probe(struct platform_device *pdev) |
f65aad417 MIPS: Cavium: Add... |
58 59 60 61 62 63 64 65 66 67 68 69 70 71 |
{ struct edac_pci_ctl_info *pci; int res = 0; pci = edac_pci_alloc_ctl_info(0, "octeon_pci_err"); if (!pci) return -ENOMEM; pci->dev = &pdev->dev; platform_set_drvdata(pdev, pci); pci->dev_name = dev_name(&pdev->dev); pci->mod_name = "octeon-pci"; pci->ctl_name = "octeon_pci_err"; |
e1ced0979 MIPS/EDAC: Improv... |
72 |
pci->edac_check = octeon_pci_poll; |
f65aad417 MIPS: Cavium: Add... |
73 74 75 76 77 78 79 80 81 82 83 84 85 86 |
if (edac_pci_add_device(pci, 0) > 0) { pr_err("%s: edac_pci_add_device() failed ", __func__); goto err; } return 0; err: edac_pci_free_ctl_info(pci); return res; } |
e1ced0979 MIPS/EDAC: Improv... |
87 |
static int octeon_pci_remove(struct platform_device *pdev) |
f65aad417 MIPS: Cavium: Add... |
88 89 90 91 92 93 94 95 |
{ struct edac_pci_ctl_info *pci = platform_get_drvdata(pdev); edac_pci_del_device(&pdev->dev); edac_pci_free_ctl_info(pci); return 0; } |
e1ced0979 MIPS/EDAC: Improv... |
96 97 98 |
static struct platform_driver octeon_pci_driver = { .probe = octeon_pci_probe, .remove = octeon_pci_remove, |
f65aad417 MIPS: Cavium: Add... |
99 |
.driver = { |
e1ced0979 MIPS/EDAC: Improv... |
100 |
.name = "octeon_pci_edac", |
f65aad417 MIPS: Cavium: Add... |
101 102 |
} }; |
e1ced0979 MIPS/EDAC: Improv... |
103 |
module_platform_driver(octeon_pci_driver); |
f65aad417 MIPS: Cavium: Add... |
104 105 106 |
MODULE_LICENSE("GPL"); MODULE_AUTHOR("Ralf Baechle <ralf@linux-mips.org>"); |