Blame view

drivers/memory/mtk-smi.c 10.1 KB
cc8bbe1a8   Yong Wu   memory: mediatek:...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
  /*
   * Copyright (c) 2015-2016 MediaTek Inc.
   * Author: Yong Wu <yong.wu@mediatek.com>
   *
   * This program is free software; you can redistribute it and/or modify
   * it under the terms of the GNU General Public License version 2 as
   * published by the Free Software Foundation.
   *
   * This program is distributed in the hope that it will be useful,
   * but WITHOUT ANY WARRANTY; without even the implied warranty of
   * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   * GNU General Public License for more details.
   */
  #include <linux/clk.h>
  #include <linux/component.h>
  #include <linux/device.h>
  #include <linux/err.h>
  #include <linux/io.h>
  #include <linux/of.h>
  #include <linux/of_platform.h>
  #include <linux/platform_device.h>
  #include <linux/pm_runtime.h>
  #include <soc/mediatek/smi.h>
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
24
  #include <dt-bindings/memory/mt2701-larb-port.h>
cc8bbe1a8   Yong Wu   memory: mediatek:...
25
26
  
  #define SMI_LARB_MMU_EN		0xf00
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
  #define REG_SMI_SECUR_CON_BASE		0x5c0
  
  /* every register control 8 port, register offset 0x4 */
  #define REG_SMI_SECUR_CON_OFFSET(id)	(((id) >> 3) << 2)
  #define REG_SMI_SECUR_CON_ADDR(id)	\
  	(REG_SMI_SECUR_CON_BASE + REG_SMI_SECUR_CON_OFFSET(id))
  
  /*
   * every port have 4 bit to control, bit[port + 3] control virtual or physical,
   * bit[port + 2 : port + 1] control the domain, bit[port] control the security
   * or non-security.
   */
  #define SMI_SECUR_CON_VAL_MSK(id)	(~(0xf << (((id) & 0x7) << 2)))
  #define SMI_SECUR_CON_VAL_VIRT(id)	BIT((((id) & 0x7) << 2) + 3)
  /* mt2701 domain should be set to 3 */
  #define SMI_SECUR_CON_VAL_DOMAIN(id)	(0x3 << ((((id) & 0x7) << 2) + 1))
  
  struct mtk_smi_larb_gen {
  	int port_in_larb[MTK_LARB_NR_MAX + 1];
  	void (*config_port)(struct device *);
  };
cc8bbe1a8   Yong Wu   memory: mediatek:...
48
49
  
  struct mtk_smi {
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
50
51
52
53
  	struct device			*dev;
  	struct clk			*clk_apb, *clk_smi;
  	struct clk			*clk_async; /*only needed by mt2701*/
  	void __iomem			*smi_ao_base;
cc8bbe1a8   Yong Wu   memory: mediatek:...
54
55
56
  };
  
  struct mtk_smi_larb { /* larb: local arbiter */
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
57
58
59
60
61
62
63
64
65
66
67
  	struct mtk_smi			smi;
  	void __iomem			*base;
  	struct device			*smi_common_dev;
  	const struct mtk_smi_larb_gen	*larb_gen;
  	int				larbid;
  	u32				*mmu;
  };
  
  enum mtk_smi_gen {
  	MTK_SMI_GEN1,
  	MTK_SMI_GEN2
cc8bbe1a8   Yong Wu   memory: mediatek:...
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
  };
  
  static int mtk_smi_enable(const struct mtk_smi *smi)
  {
  	int ret;
  
  	ret = pm_runtime_get_sync(smi->dev);
  	if (ret < 0)
  		return ret;
  
  	ret = clk_prepare_enable(smi->clk_apb);
  	if (ret)
  		goto err_put_pm;
  
  	ret = clk_prepare_enable(smi->clk_smi);
  	if (ret)
  		goto err_disable_apb;
  
  	return 0;
  
  err_disable_apb:
  	clk_disable_unprepare(smi->clk_apb);
  err_put_pm:
  	pm_runtime_put_sync(smi->dev);
  	return ret;
  }
  
  static void mtk_smi_disable(const struct mtk_smi *smi)
  {
  	clk_disable_unprepare(smi->clk_smi);
  	clk_disable_unprepare(smi->clk_apb);
  	pm_runtime_put_sync(smi->dev);
  }
  
  int mtk_smi_larb_get(struct device *larbdev)
  {
  	struct mtk_smi_larb *larb = dev_get_drvdata(larbdev);
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
105
  	const struct mtk_smi_larb_gen *larb_gen = larb->larb_gen;
cc8bbe1a8   Yong Wu   memory: mediatek:...
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
  	struct mtk_smi *common = dev_get_drvdata(larb->smi_common_dev);
  	int ret;
  
  	/* Enable the smi-common's power and clocks */
  	ret = mtk_smi_enable(common);
  	if (ret)
  		return ret;
  
  	/* Enable the larb's power and clocks */
  	ret = mtk_smi_enable(&larb->smi);
  	if (ret) {
  		mtk_smi_disable(common);
  		return ret;
  	}
  
  	/* Configure the iommu info for this larb */
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
122
  	larb_gen->config_port(larbdev);
cc8bbe1a8   Yong Wu   memory: mediatek:...
123
124
125
  
  	return 0;
  }
cb1b5dff4   Philipp Zabel   memory: mtk-smi: ...
126
  EXPORT_SYMBOL_GPL(mtk_smi_larb_get);
cc8bbe1a8   Yong Wu   memory: mediatek:...
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
  
  void mtk_smi_larb_put(struct device *larbdev)
  {
  	struct mtk_smi_larb *larb = dev_get_drvdata(larbdev);
  	struct mtk_smi *common = dev_get_drvdata(larb->smi_common_dev);
  
  	/*
  	 * Don't de-configure the iommu info for this larb since there may be
  	 * several modules in this larb.
  	 * The iommu info will be reset after power off.
  	 */
  
  	mtk_smi_disable(&larb->smi);
  	mtk_smi_disable(common);
  }
cb1b5dff4   Philipp Zabel   memory: mtk-smi: ...
142
  EXPORT_SYMBOL_GPL(mtk_smi_larb_put);
cc8bbe1a8   Yong Wu   memory: mediatek:...
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
  
  static int
  mtk_smi_larb_bind(struct device *dev, struct device *master, void *data)
  {
  	struct mtk_smi_larb *larb = dev_get_drvdata(dev);
  	struct mtk_smi_iommu *smi_iommu = data;
  	unsigned int         i;
  
  	for (i = 0; i < smi_iommu->larb_nr; i++) {
  		if (dev == smi_iommu->larb_imu[i].dev) {
  			/* The 'mmu' may be updated in iommu-attach/detach. */
  			larb->mmu = &smi_iommu->larb_imu[i].mmu;
  			return 0;
  		}
  	}
  	return -ENODEV;
  }
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
  static void mtk_smi_larb_config_port(struct device *dev)
  {
  	struct mtk_smi_larb *larb = dev_get_drvdata(dev);
  
  	writel(*larb->mmu, larb->base + SMI_LARB_MMU_EN);
  }
  
  
  static void mtk_smi_larb_config_port_gen1(struct device *dev)
  {
  	struct mtk_smi_larb *larb = dev_get_drvdata(dev);
  	const struct mtk_smi_larb_gen *larb_gen = larb->larb_gen;
  	struct mtk_smi *common = dev_get_drvdata(larb->smi_common_dev);
  	int i, m4u_port_id, larb_port_num;
  	u32 sec_con_val, reg_val;
  
  	m4u_port_id = larb_gen->port_in_larb[larb->larbid];
  	larb_port_num = larb_gen->port_in_larb[larb->larbid + 1]
  			- larb_gen->port_in_larb[larb->larbid];
  
  	for (i = 0; i < larb_port_num; i++, m4u_port_id++) {
  		if (*larb->mmu & BIT(i)) {
  			/* bit[port + 3] controls the virtual or physical */
  			sec_con_val = SMI_SECUR_CON_VAL_VIRT(m4u_port_id);
  		} else {
  			/* do not need to enable m4u for this port */
  			continue;
  		}
  		reg_val = readl(common->smi_ao_base
  			+ REG_SMI_SECUR_CON_ADDR(m4u_port_id));
  		reg_val &= SMI_SECUR_CON_VAL_MSK(m4u_port_id);
  		reg_val |= sec_con_val;
  		reg_val |= SMI_SECUR_CON_VAL_DOMAIN(m4u_port_id);
  		writel(reg_val,
  			common->smi_ao_base
  			+ REG_SMI_SECUR_CON_ADDR(m4u_port_id));
  	}
  }
cc8bbe1a8   Yong Wu   memory: mediatek:...
198
199
200
201
202
203
204
205
206
207
  static void
  mtk_smi_larb_unbind(struct device *dev, struct device *master, void *data)
  {
  	/* Do nothing as the iommu is always enabled. */
  }
  
  static const struct component_ops mtk_smi_larb_component_ops = {
  	.bind = mtk_smi_larb_bind,
  	.unbind = mtk_smi_larb_unbind,
  };
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
  static const struct mtk_smi_larb_gen mtk_smi_larb_mt8173 = {
  	/* mt8173 do not need the port in larb */
  	.config_port = mtk_smi_larb_config_port,
  };
  
  static const struct mtk_smi_larb_gen mtk_smi_larb_mt2701 = {
  	.port_in_larb = {
  		LARB0_PORT_OFFSET, LARB1_PORT_OFFSET,
  		LARB2_PORT_OFFSET, LARB3_PORT_OFFSET
  	},
  	.config_port = mtk_smi_larb_config_port_gen1,
  };
  
  static const struct of_device_id mtk_smi_larb_of_ids[] = {
  	{
  		.compatible = "mediatek,mt8173-smi-larb",
  		.data = &mtk_smi_larb_mt8173
  	},
  	{
  		.compatible = "mediatek,mt2701-smi-larb",
  		.data = &mtk_smi_larb_mt2701
  	},
  	{}
  };
cc8bbe1a8   Yong Wu   memory: mediatek:...
232
233
234
235
236
237
238
  static int mtk_smi_larb_probe(struct platform_device *pdev)
  {
  	struct mtk_smi_larb *larb;
  	struct resource *res;
  	struct device *dev = &pdev->dev;
  	struct device_node *smi_node;
  	struct platform_device *smi_pdev;
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
239
  	const struct of_device_id *of_id;
cc8bbe1a8   Yong Wu   memory: mediatek:...
240
241
242
  
  	if (!dev->pm_domain)
  		return -EPROBE_DEFER;
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
243
244
245
  	of_id = of_match_node(mtk_smi_larb_of_ids, pdev->dev.of_node);
  	if (!of_id)
  		return -EINVAL;
cc8bbe1a8   Yong Wu   memory: mediatek:...
246
247
248
  	larb = devm_kzalloc(dev, sizeof(*larb), GFP_KERNEL);
  	if (!larb)
  		return -ENOMEM;
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
249
  	larb->larb_gen = of_id->data;
cc8bbe1a8   Yong Wu   memory: mediatek:...
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
  	res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  	larb->base = devm_ioremap_resource(dev, res);
  	if (IS_ERR(larb->base))
  		return PTR_ERR(larb->base);
  
  	larb->smi.clk_apb = devm_clk_get(dev, "apb");
  	if (IS_ERR(larb->smi.clk_apb))
  		return PTR_ERR(larb->smi.clk_apb);
  
  	larb->smi.clk_smi = devm_clk_get(dev, "smi");
  	if (IS_ERR(larb->smi.clk_smi))
  		return PTR_ERR(larb->smi.clk_smi);
  	larb->smi.dev = dev;
  
  	smi_node = of_parse_phandle(dev->of_node, "mediatek,smi", 0);
  	if (!smi_node)
  		return -EINVAL;
  
  	smi_pdev = of_find_device_by_node(smi_node);
  	of_node_put(smi_node);
  	if (smi_pdev) {
  		larb->smi_common_dev = &smi_pdev->dev;
  	} else {
  		dev_err(dev, "Failed to get the smi_common device
  ");
  		return -EINVAL;
  	}
  
  	pm_runtime_enable(dev);
  	platform_set_drvdata(pdev, larb);
  	return component_add(dev, &mtk_smi_larb_component_ops);
  }
  
  static int mtk_smi_larb_remove(struct platform_device *pdev)
  {
  	pm_runtime_disable(&pdev->dev);
  	component_del(&pdev->dev, &mtk_smi_larb_component_ops);
  	return 0;
  }
cc8bbe1a8   Yong Wu   memory: mediatek:...
289
290
  static struct platform_driver mtk_smi_larb_driver = {
  	.probe	= mtk_smi_larb_probe,
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
291
  	.remove	= mtk_smi_larb_remove,
cc8bbe1a8   Yong Wu   memory: mediatek:...
292
293
294
295
296
  	.driver	= {
  		.name = "mtk-smi-larb",
  		.of_match_table = mtk_smi_larb_of_ids,
  	}
  };
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
297
298
299
300
301
302
303
304
305
306
307
  static const struct of_device_id mtk_smi_common_of_ids[] = {
  	{
  		.compatible = "mediatek,mt8173-smi-common",
  		.data = (void *)MTK_SMI_GEN2
  	},
  	{
  		.compatible = "mediatek,mt2701-smi-common",
  		.data = (void *)MTK_SMI_GEN1
  	},
  	{}
  };
cc8bbe1a8   Yong Wu   memory: mediatek:...
308
309
310
311
  static int mtk_smi_common_probe(struct platform_device *pdev)
  {
  	struct device *dev = &pdev->dev;
  	struct mtk_smi *common;
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
312
313
314
  	struct resource *res;
  	const struct of_device_id *of_id;
  	enum mtk_smi_gen smi_gen;
cc8bbe1a8   Yong Wu   memory: mediatek:...
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
  
  	if (!dev->pm_domain)
  		return -EPROBE_DEFER;
  
  	common = devm_kzalloc(dev, sizeof(*common), GFP_KERNEL);
  	if (!common)
  		return -ENOMEM;
  	common->dev = dev;
  
  	common->clk_apb = devm_clk_get(dev, "apb");
  	if (IS_ERR(common->clk_apb))
  		return PTR_ERR(common->clk_apb);
  
  	common->clk_smi = devm_clk_get(dev, "smi");
  	if (IS_ERR(common->clk_smi))
  		return PTR_ERR(common->clk_smi);
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
  	of_id = of_match_node(mtk_smi_common_of_ids, pdev->dev.of_node);
  	if (!of_id)
  		return -EINVAL;
  
  	/*
  	 * for mtk smi gen 1, we need to get the ao(always on) base to config
  	 * m4u port, and we need to enable the aync clock for transform the smi
  	 * clock into emi clock domain, but for mtk smi gen2, there's no smi ao
  	 * base.
  	 */
  	smi_gen = (enum mtk_smi_gen)of_id->data;
  	if (smi_gen == MTK_SMI_GEN1) {
  		res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  		common->smi_ao_base = devm_ioremap_resource(dev, res);
  		if (IS_ERR(common->smi_ao_base))
  			return PTR_ERR(common->smi_ao_base);
  
  		common->clk_async = devm_clk_get(dev, "async");
  		if (IS_ERR(common->clk_async))
  			return PTR_ERR(common->clk_async);
  
  		clk_prepare_enable(common->clk_async);
  	}
cc8bbe1a8   Yong Wu   memory: mediatek:...
354
355
356
357
358
359
360
361
362
363
  	pm_runtime_enable(dev);
  	platform_set_drvdata(pdev, common);
  	return 0;
  }
  
  static int mtk_smi_common_remove(struct platform_device *pdev)
  {
  	pm_runtime_disable(&pdev->dev);
  	return 0;
  }
cc8bbe1a8   Yong Wu   memory: mediatek:...
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
  static struct platform_driver mtk_smi_common_driver = {
  	.probe	= mtk_smi_common_probe,
  	.remove = mtk_smi_common_remove,
  	.driver	= {
  		.name = "mtk-smi-common",
  		.of_match_table = mtk_smi_common_of_ids,
  	}
  };
  
  static int __init mtk_smi_init(void)
  {
  	int ret;
  
  	ret = platform_driver_register(&mtk_smi_common_driver);
  	if (ret != 0) {
  		pr_err("Failed to register SMI driver
  ");
  		return ret;
  	}
  
  	ret = platform_driver_register(&mtk_smi_larb_driver);
  	if (ret != 0) {
  		pr_err("Failed to register SMI-LARB driver
  ");
  		goto err_unreg_smi;
  	}
  	return ret;
  
  err_unreg_smi:
  	platform_driver_unregister(&mtk_smi_common_driver);
  	return ret;
  }
3c8f4ad85   Honghui Zhang   memory/mediatek: ...
396

cc8bbe1a8   Yong Wu   memory: mediatek:...
397
  subsys_initcall(mtk_smi_init);