Blame view
drivers/gpio/gpio-sa1100.c
7.43 KB
81f7e3824 Initial Release, ... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 |
/* * linux/arch/arm/mach-sa1100/gpio.c * * Generic SA-1100 GPIO handling * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #include <linux/gpio.h> #include <linux/init.h> #include <linux/module.h> #include <linux/io.h> #include <linux/syscore_ops.h> #include <soc/sa1100/pwer.h> #include <mach/hardware.h> #include <mach/irqs.h> struct sa1100_gpio_chip { struct gpio_chip chip; void __iomem *membase; int irqbase; u32 irqmask; u32 irqrising; u32 irqfalling; u32 irqwake; }; #define sa1100_gpio_chip(x) container_of(x, struct sa1100_gpio_chip, chip) enum { R_GPLR = 0x00, R_GPDR = 0x04, R_GPSR = 0x08, R_GPCR = 0x0c, R_GRER = 0x10, R_GFER = 0x14, R_GEDR = 0x18, R_GAFR = 0x1c, }; static int sa1100_gpio_get(struct gpio_chip *chip, unsigned offset) { return readl_relaxed(sa1100_gpio_chip(chip)->membase + R_GPLR) & BIT(offset); } static void sa1100_gpio_set(struct gpio_chip *chip, unsigned offset, int value) { int reg = value ? R_GPSR : R_GPCR; writel_relaxed(BIT(offset), sa1100_gpio_chip(chip)->membase + reg); } static int sa1100_get_direction(struct gpio_chip *chip, unsigned offset) { void __iomem *gpdr = sa1100_gpio_chip(chip)->membase + R_GPDR; return !(readl_relaxed(gpdr) & BIT(offset)); } static int sa1100_direction_input(struct gpio_chip *chip, unsigned offset) { void __iomem *gpdr = sa1100_gpio_chip(chip)->membase + R_GPDR; unsigned long flags; local_irq_save(flags); writel_relaxed(readl_relaxed(gpdr) & ~BIT(offset), gpdr); local_irq_restore(flags); return 0; } static int sa1100_direction_output(struct gpio_chip *chip, unsigned offset, int value) { void __iomem *gpdr = sa1100_gpio_chip(chip)->membase + R_GPDR; unsigned long flags; local_irq_save(flags); sa1100_gpio_set(chip, offset, value); writel_relaxed(readl_relaxed(gpdr) | BIT(offset), gpdr); local_irq_restore(flags); return 0; } static int sa1100_to_irq(struct gpio_chip *chip, unsigned offset) { return sa1100_gpio_chip(chip)->irqbase + offset; } static struct sa1100_gpio_chip sa1100_gpio_chip = { .chip = { .label = "gpio", .get_direction = sa1100_get_direction, .direction_input = sa1100_direction_input, .direction_output = sa1100_direction_output, .set = sa1100_gpio_set, .get = sa1100_gpio_get, .to_irq = sa1100_to_irq, .base = 0, .ngpio = GPIO_MAX + 1, }, .membase = (void *)&GPLR, .irqbase = IRQ_GPIO0, }; /* * SA1100 GPIO edge detection for IRQs: * IRQs are generated on Falling-Edge, Rising-Edge, or both. * Use this instead of directly setting GRER/GFER. */ static void sa1100_update_edge_regs(struct sa1100_gpio_chip *sgc) { void *base = sgc->membase; u32 grer, gfer; grer = sgc->irqrising & sgc->irqmask; gfer = sgc->irqfalling & sgc->irqmask; writel_relaxed(grer, base + R_GRER); writel_relaxed(gfer, base + R_GFER); } static int sa1100_gpio_type(struct irq_data *d, unsigned int type) { struct sa1100_gpio_chip *sgc = irq_data_get_irq_chip_data(d); unsigned int mask = BIT(d->hwirq); if (type == IRQ_TYPE_PROBE) { if ((sgc->irqrising | sgc->irqfalling) & mask) return 0; type = IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING; } if (type & IRQ_TYPE_EDGE_RISING) sgc->irqrising |= mask; else sgc->irqrising &= ~mask; if (type & IRQ_TYPE_EDGE_FALLING) sgc->irqfalling |= mask; else sgc->irqfalling &= ~mask; sa1100_update_edge_regs(sgc); return 0; } /* * GPIO IRQs must be acknowledged. */ static void sa1100_gpio_ack(struct irq_data *d) { struct sa1100_gpio_chip *sgc = irq_data_get_irq_chip_data(d); writel_relaxed(BIT(d->hwirq), sgc->membase + R_GEDR); } static void sa1100_gpio_mask(struct irq_data *d) { struct sa1100_gpio_chip *sgc = irq_data_get_irq_chip_data(d); unsigned int mask = BIT(d->hwirq); sgc->irqmask &= ~mask; sa1100_update_edge_regs(sgc); } static void sa1100_gpio_unmask(struct irq_data *d) { struct sa1100_gpio_chip *sgc = irq_data_get_irq_chip_data(d); unsigned int mask = BIT(d->hwirq); sgc->irqmask |= mask; sa1100_update_edge_regs(sgc); } static int sa1100_gpio_wake(struct irq_data *d, unsigned int on) { struct sa1100_gpio_chip *sgc = irq_data_get_irq_chip_data(d); int ret = sa11x0_gpio_set_wake(d->hwirq, on); if (!ret) { if (on) sgc->irqwake |= BIT(d->hwirq); else sgc->irqwake &= ~BIT(d->hwirq); } return ret; } /* * This is for GPIO IRQs */ static struct irq_chip sa1100_gpio_irq_chip = { .name = "GPIO", .irq_ack = sa1100_gpio_ack, .irq_mask = sa1100_gpio_mask, .irq_unmask = sa1100_gpio_unmask, .irq_set_type = sa1100_gpio_type, .irq_set_wake = sa1100_gpio_wake, }; static int sa1100_gpio_irqdomain_map(struct irq_domain *d, unsigned int irq, irq_hw_number_t hwirq) { struct sa1100_gpio_chip *sgc = d->host_data; irq_set_chip_data(irq, sgc); irq_set_chip_and_handler(irq, &sa1100_gpio_irq_chip, handle_edge_irq); irq_set_probe(irq); return 0; } static const struct irq_domain_ops sa1100_gpio_irqdomain_ops = { .map = sa1100_gpio_irqdomain_map, .xlate = irq_domain_xlate_onetwocell, }; static struct irq_domain *sa1100_gpio_irqdomain; /* * IRQ 0-11 (GPIO) handler. We enter here with the * irq_controller_lock held, and IRQs disabled. Decode the IRQ * and call the handler. */ static void sa1100_gpio_handler(struct irq_desc *desc) { struct sa1100_gpio_chip *sgc = irq_desc_get_handler_data(desc); unsigned int irq, mask; void __iomem *gedr = sgc->membase + R_GEDR; mask = readl_relaxed(gedr); do { /* * clear down all currently active IRQ sources. * We will be processing them all. */ writel_relaxed(mask, gedr); irq = sgc->irqbase; do { if (mask & 1) generic_handle_irq(irq); mask >>= 1; irq++; } while (mask); mask = readl_relaxed(gedr); } while (mask); } static int sa1100_gpio_suspend(void) { struct sa1100_gpio_chip *sgc = &sa1100_gpio_chip; /* * Set the appropriate edges for wakeup. */ writel_relaxed(sgc->irqwake & sgc->irqrising, sgc->membase + R_GRER); writel_relaxed(sgc->irqwake & sgc->irqfalling, sgc->membase + R_GFER); /* * Clear any pending GPIO interrupts. */ writel_relaxed(readl_relaxed(sgc->membase + R_GEDR), sgc->membase + R_GEDR); return 0; } static void sa1100_gpio_resume(void) { sa1100_update_edge_regs(&sa1100_gpio_chip); } static struct syscore_ops sa1100_gpio_syscore_ops = { .suspend = sa1100_gpio_suspend, .resume = sa1100_gpio_resume, }; static int __init sa1100_gpio_init_devicefs(void) { register_syscore_ops(&sa1100_gpio_syscore_ops); return 0; } device_initcall(sa1100_gpio_init_devicefs); static const int sa1100_gpio_irqs[] __initconst = { /* Install handlers for GPIO 0-10 edge detect interrupts */ IRQ_GPIO0_SC, IRQ_GPIO1_SC, IRQ_GPIO2_SC, IRQ_GPIO3_SC, IRQ_GPIO4_SC, IRQ_GPIO5_SC, IRQ_GPIO6_SC, IRQ_GPIO7_SC, IRQ_GPIO8_SC, IRQ_GPIO9_SC, IRQ_GPIO10_SC, /* Install handler for GPIO 11-27 edge detect interrupts */ IRQ_GPIO11_27, }; void __init sa1100_init_gpio(void) { struct sa1100_gpio_chip *sgc = &sa1100_gpio_chip; int i; /* clear all GPIO edge detects */ writel_relaxed(0, sgc->membase + R_GFER); writel_relaxed(0, sgc->membase + R_GRER); writel_relaxed(-1, sgc->membase + R_GEDR); gpiochip_add_data(&sa1100_gpio_chip.chip, NULL); sa1100_gpio_irqdomain = irq_domain_add_simple(NULL, 28, IRQ_GPIO0, &sa1100_gpio_irqdomain_ops, sgc); for (i = 0; i < ARRAY_SIZE(sa1100_gpio_irqs); i++) irq_set_chained_handler_and_data(sa1100_gpio_irqs[i], sa1100_gpio_handler, sgc); } |