Blame view
drivers/bus/brcmstb_gisb.c
10.8 KB
1802d0bee
|
1 |
// SPDX-License-Identifier: GPL-2.0-only |
44127b771
|
2 |
/* |
856c7ccb9
|
3 |
* Copyright (C) 2014-2017 Broadcom |
44127b771
|
4 5 6 7 8 9 10 11 12 13 14 15 16 17 |
*/ #include <linux/init.h> #include <linux/types.h> #include <linux/module.h> #include <linux/platform_device.h> #include <linux/interrupt.h> #include <linux/sysfs.h> #include <linux/io.h> #include <linux/string.h> #include <linux/device.h> #include <linux/list.h> #include <linux/of.h> #include <linux/bitops.h> |
203bb85ed
|
18 |
#include <linux/pm.h> |
9eb60880d
|
19 20 21 |
#include <linux/kernel.h> #include <linux/kdebug.h> #include <linux/notifier.h> |
44127b771
|
22 |
|
c400d5ebe
|
23 24 25 |
#ifdef CONFIG_MIPS #include <asm/traps.h> #endif |
44127b771
|
26 |
#define ARB_ERR_CAP_CLEAR (1 << 0) |
44127b771
|
27 28 |
#define ARB_ERR_CAP_STATUS_TIMEOUT (1 << 12) #define ARB_ERR_CAP_STATUS_TEA (1 << 11) |
44127b771
|
29 30 |
#define ARB_ERR_CAP_STATUS_WRITE (1 << 1) #define ARB_ERR_CAP_STATUS_VALID (1 << 0) |
f80835875
|
31 32 33 34 35 36 |
enum { ARB_TIMER, ARB_ERR_CAP_CLR, ARB_ERR_CAP_HI_ADDR, ARB_ERR_CAP_ADDR, |
f80835875
|
37 38 39 |
ARB_ERR_CAP_STATUS, ARB_ERR_CAP_MASTER, }; |
d1d678684
|
40 41 42 43 44 |
static const int gisb_offsets_bcm7038[] = { [ARB_TIMER] = 0x00c, [ARB_ERR_CAP_CLR] = 0x0c4, [ARB_ERR_CAP_HI_ADDR] = -1, [ARB_ERR_CAP_ADDR] = 0x0c8, |
d1d678684
|
45 46 47 |
[ARB_ERR_CAP_STATUS] = 0x0d0, [ARB_ERR_CAP_MASTER] = -1, }; |
d523e0cfd
|
48 49 50 51 52 53 54 55 |
static const int gisb_offsets_bcm7278[] = { [ARB_TIMER] = 0x008, [ARB_ERR_CAP_CLR] = 0x7f8, [ARB_ERR_CAP_HI_ADDR] = -1, [ARB_ERR_CAP_ADDR] = 0x7e0, [ARB_ERR_CAP_STATUS] = 0x7f0, [ARB_ERR_CAP_MASTER] = 0x7f4, }; |
d1d678684
|
56 57 58 59 60 |
static const int gisb_offsets_bcm7400[] = { [ARB_TIMER] = 0x00c, [ARB_ERR_CAP_CLR] = 0x0c8, [ARB_ERR_CAP_HI_ADDR] = -1, [ARB_ERR_CAP_ADDR] = 0x0cc, |
d1d678684
|
61 62 63 64 65 66 67 68 69 |
[ARB_ERR_CAP_STATUS] = 0x0d4, [ARB_ERR_CAP_MASTER] = 0x0d8, }; static const int gisb_offsets_bcm7435[] = { [ARB_TIMER] = 0x00c, [ARB_ERR_CAP_CLR] = 0x168, [ARB_ERR_CAP_HI_ADDR] = -1, [ARB_ERR_CAP_ADDR] = 0x16c, |
d1d678684
|
70 71 72 |
[ARB_ERR_CAP_STATUS] = 0x174, [ARB_ERR_CAP_MASTER] = 0x178, }; |
f80835875
|
73 74 75 76 77 |
static const int gisb_offsets_bcm7445[] = { [ARB_TIMER] = 0x008, [ARB_ERR_CAP_CLR] = 0x7e4, [ARB_ERR_CAP_HI_ADDR] = 0x7e8, [ARB_ERR_CAP_ADDR] = 0x7ec, |
f80835875
|
78 79 80 |
[ARB_ERR_CAP_STATUS] = 0x7f4, [ARB_ERR_CAP_MASTER] = 0x7f8, }; |
44127b771
|
81 82 83 |
struct brcmstb_gisb_arb_device { void __iomem *base; |
f80835875
|
84 |
const int *gisb_offsets; |
fbf4e262b
|
85 |
bool big_endian; |
44127b771
|
86 87 88 89 |
struct mutex lock; struct list_head next; u32 valid_mask; const char *master_names[sizeof(u32) * BITS_PER_BYTE]; |
203bb85ed
|
90 |
u32 saved_timeout; |
44127b771
|
91 92 93 |
}; static LIST_HEAD(brcmstb_gisb_arb_device_list); |
2b53eadce
|
94 95 |
static u32 gisb_read(struct brcmstb_gisb_arb_device *gdev, int reg) { |
f80835875
|
96 |
int offset = gdev->gisb_offsets[reg]; |
0c2aa0e4b
|
97 98 99 100 101 102 103 |
if (offset < 0) { /* return 1 if the hardware doesn't have ARB_ERR_CAP_MASTER */ if (reg == ARB_ERR_CAP_MASTER) return 1; else return 0; } |
f80835875
|
104 |
|
fbf4e262b
|
105 106 107 108 |
if (gdev->big_endian) return ioread32be(gdev->base + offset); else return ioread32(gdev->base + offset); |
2b53eadce
|
109 |
} |
0c2aa0e4b
|
110 111 112 113 114 115 116 117 118 |
static u64 gisb_read_address(struct brcmstb_gisb_arb_device *gdev) { u64 value; value = gisb_read(gdev, ARB_ERR_CAP_ADDR); value |= (u64)gisb_read(gdev, ARB_ERR_CAP_HI_ADDR) << 32; return value; } |
2b53eadce
|
119 120 |
static void gisb_write(struct brcmstb_gisb_arb_device *gdev, u32 val, int reg) { |
f80835875
|
121 122 123 124 |
int offset = gdev->gisb_offsets[reg]; if (offset == -1) return; |
fbf4e262b
|
125 126 |
if (gdev->big_endian) |
856c7ccb9
|
127 |
iowrite32be(val, gdev->base + offset); |
fbf4e262b
|
128 |
else |
856c7ccb9
|
129 |
iowrite32(val, gdev->base + offset); |
2b53eadce
|
130 |
} |
44127b771
|
131 132 133 134 |
static ssize_t gisb_arb_get_timeout(struct device *dev, struct device_attribute *attr, char *buf) { |
0810d5cc2
|
135 |
struct brcmstb_gisb_arb_device *gdev = dev_get_drvdata(dev); |
44127b771
|
136 137 138 |
u32 timeout; mutex_lock(&gdev->lock); |
2b53eadce
|
139 |
timeout = gisb_read(gdev, ARB_TIMER); |
44127b771
|
140 141 142 143 144 145 146 147 148 |
mutex_unlock(&gdev->lock); return sprintf(buf, "%d", timeout); } static ssize_t gisb_arb_set_timeout(struct device *dev, struct device_attribute *attr, const char *buf, size_t count) { |
0810d5cc2
|
149 |
struct brcmstb_gisb_arb_device *gdev = dev_get_drvdata(dev); |
44127b771
|
150 151 152 153 154 155 156 157 158 159 |
int val, ret; ret = kstrtoint(buf, 10, &val); if (ret < 0) return ret; if (val == 0 || val >= 0xffffffff) return -EINVAL; mutex_lock(&gdev->lock); |
2b53eadce
|
160 |
gisb_write(gdev, val, ARB_TIMER); |
44127b771
|
161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 |
mutex_unlock(&gdev->lock); return count; } static const char * brcmstb_gisb_master_to_str(struct brcmstb_gisb_arb_device *gdev, u32 masters) { u32 mask = gdev->valid_mask & masters; if (hweight_long(mask) != 1) return NULL; return gdev->master_names[ffs(mask) - 1]; } static int brcmstb_gisb_arb_decode_addr(struct brcmstb_gisb_arb_device *gdev, const char *reason) { u32 cap_status; |
0c2aa0e4b
|
182 |
u64 arb_addr; |
44127b771
|
183 184 185 |
u32 master; const char *m_name; char m_fmt[11]; |
2b53eadce
|
186 |
cap_status = gisb_read(gdev, ARB_ERR_CAP_STATUS); |
44127b771
|
187 188 189 190 191 192 |
/* Invalid captured address, bail out */ if (!(cap_status & ARB_ERR_CAP_STATUS_VALID)) return 1; /* Read the address and master */ |
0c2aa0e4b
|
193 |
arb_addr = gisb_read_address(gdev); |
2b53eadce
|
194 |
master = gisb_read(gdev, ARB_ERR_CAP_MASTER); |
44127b771
|
195 196 197 198 199 200 |
m_name = brcmstb_gisb_master_to_str(gdev, master); if (!m_name) { snprintf(m_fmt, sizeof(m_fmt), "0x%08x", master); m_name = m_fmt; } |
0c2aa0e4b
|
201 202 |
pr_crit("%s: %s at 0x%llx [%c %s], core: %s ", |
44127b771
|
203 204 205 206 207 208 |
__func__, reason, arb_addr, cap_status & ARB_ERR_CAP_STATUS_WRITE ? 'W' : 'R', cap_status & ARB_ERR_CAP_STATUS_TIMEOUT ? "timeout" : "", m_name); /* clear the GISB error */ |
2b53eadce
|
209 |
gisb_write(gdev, ARB_ERR_CAP_CLEAR, ARB_ERR_CAP_CLR); |
44127b771
|
210 211 212 |
return 0; } |
c400d5ebe
|
213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 |
#ifdef CONFIG_MIPS static int brcmstb_bus_error_handler(struct pt_regs *regs, int is_fixup) { int ret = 0; struct brcmstb_gisb_arb_device *gdev; u32 cap_status; list_for_each_entry(gdev, &brcmstb_gisb_arb_device_list, next) { cap_status = gisb_read(gdev, ARB_ERR_CAP_STATUS); /* Invalid captured address, bail out */ if (!(cap_status & ARB_ERR_CAP_STATUS_VALID)) { is_fixup = 1; goto out; } ret |= brcmstb_gisb_arb_decode_addr(gdev, "bus error"); } out: return is_fixup ? MIPS_BE_FIXUP : MIPS_BE_FATAL; } #endif |
44127b771
|
235 236 237 238 239 240 241 242 243 244 245 246 247 |
static irqreturn_t brcmstb_gisb_timeout_handler(int irq, void *dev_id) { brcmstb_gisb_arb_decode_addr(dev_id, "timeout"); return IRQ_HANDLED; } static irqreturn_t brcmstb_gisb_tea_handler(int irq, void *dev_id) { brcmstb_gisb_arb_decode_addr(dev_id, "target abort"); return IRQ_HANDLED; } |
9eb60880d
|
248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 |
/* * Dump out gisb errors on die or panic. */ static int dump_gisb_error(struct notifier_block *self, unsigned long v, void *p); static struct notifier_block gisb_die_notifier = { .notifier_call = dump_gisb_error, }; static struct notifier_block gisb_panic_notifier = { .notifier_call = dump_gisb_error, }; static int dump_gisb_error(struct notifier_block *self, unsigned long v, void *p) { struct brcmstb_gisb_arb_device *gdev; const char *reason = "panic"; if (self == &gisb_die_notifier) reason = "die"; /* iterate over each GISB arb registered handlers */ list_for_each_entry(gdev, &brcmstb_gisb_arb_device_list, next) brcmstb_gisb_arb_decode_addr(gdev, reason); return NOTIFY_DONE; } |
44127b771
|
277 278 279 280 281 282 283 284 285 286 287 |
static DEVICE_ATTR(gisb_arb_timeout, S_IWUSR | S_IRUGO, gisb_arb_get_timeout, gisb_arb_set_timeout); static struct attribute *gisb_arb_sysfs_attrs[] = { &dev_attr_gisb_arb_timeout.attr, NULL, }; static struct attribute_group gisb_arb_sysfs_attr_group = { .attrs = gisb_arb_sysfs_attrs, }; |
d1d678684
|
288 289 290 291 292 |
static const struct of_device_id brcmstb_gisb_arb_of_match[] = { { .compatible = "brcm,gisb-arb", .data = gisb_offsets_bcm7445 }, { .compatible = "brcm,bcm7445-gisb-arb", .data = gisb_offsets_bcm7445 }, { .compatible = "brcm,bcm7435-gisb-arb", .data = gisb_offsets_bcm7435 }, { .compatible = "brcm,bcm7400-gisb-arb", .data = gisb_offsets_bcm7400 }, |
d523e0cfd
|
293 |
{ .compatible = "brcm,bcm7278-gisb-arb", .data = gisb_offsets_bcm7278 }, |
d1d678684
|
294 295 296 |
{ .compatible = "brcm,bcm7038-gisb-arb", .data = gisb_offsets_bcm7038 }, { }, }; |
2e8a29a1c
|
297 |
static int __init brcmstb_gisb_arb_probe(struct platform_device *pdev) |
44127b771
|
298 299 300 |
{ struct device_node *dn = pdev->dev.of_node; struct brcmstb_gisb_arb_device *gdev; |
d1d678684
|
301 |
const struct of_device_id *of_id; |
44127b771
|
302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 |
struct resource *r; int err, timeout_irq, tea_irq; unsigned int num_masters, j = 0; int i, first, last; r = platform_get_resource(pdev, IORESOURCE_MEM, 0); timeout_irq = platform_get_irq(pdev, 0); tea_irq = platform_get_irq(pdev, 1); gdev = devm_kzalloc(&pdev->dev, sizeof(*gdev), GFP_KERNEL); if (!gdev) return -ENOMEM; mutex_init(&gdev->lock); INIT_LIST_HEAD(&gdev->next); |
c9d53c0f2
|
317 318 319 |
gdev->base = devm_ioremap_resource(&pdev->dev, r); if (IS_ERR(gdev->base)) return PTR_ERR(gdev->base); |
44127b771
|
320 |
|
d1d678684
|
321 322 323 324 325 326 327 |
of_id = of_match_node(brcmstb_gisb_arb_of_match, dn); if (!of_id) { pr_err("failed to look up compatible string "); return -EINVAL; } gdev->gisb_offsets = of_id->data; |
fbf4e262b
|
328 |
gdev->big_endian = of_device_is_big_endian(dn); |
f80835875
|
329 |
|
44127b771
|
330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 |
err = devm_request_irq(&pdev->dev, timeout_irq, brcmstb_gisb_timeout_handler, 0, pdev->name, gdev); if (err < 0) return err; err = devm_request_irq(&pdev->dev, tea_irq, brcmstb_gisb_tea_handler, 0, pdev->name, gdev); if (err < 0) return err; /* If we do not have a valid mask, assume all masters are enabled */ if (of_property_read_u32(dn, "brcm,gisb-arb-master-mask", &gdev->valid_mask)) gdev->valid_mask = 0xffffffff; /* Proceed with reading the litteral names if we agree on the * number of masters */ num_masters = of_property_count_strings(dn, "brcm,gisb-arb-master-names"); if (hweight_long(gdev->valid_mask) == num_masters) { first = ffs(gdev->valid_mask) - 1; last = fls(gdev->valid_mask) - 1; for (i = first; i < last; i++) { if (!(gdev->valid_mask & BIT(i))) continue; of_property_read_string_index(dn, "brcm,gisb-arb-master-names", j, &gdev->master_names[i]); j++; } } err = sysfs_create_group(&pdev->dev.kobj, &gisb_arb_sysfs_attr_group); if (err) return err; platform_set_drvdata(pdev, gdev); list_add_tail(&gdev->next, &brcmstb_gisb_arb_device_list); |
c400d5ebe
|
374 375 376 |
#ifdef CONFIG_MIPS board_be_handler = brcmstb_bus_error_handler; #endif |
f1bee783d
|
377 |
|
9eb60880d
|
378 379 380 381 382 |
if (list_is_singular(&brcmstb_gisb_arb_device_list)) { register_die_notifier(&gisb_die_notifier); atomic_notifier_chain_register(&panic_notifier_list, &gisb_panic_notifier); } |
3087974a3
|
383 384 385 |
dev_info(&pdev->dev, "registered irqs: %d, %d ", timeout_irq, tea_irq); |
44127b771
|
386 387 388 |
return 0; } |
203bb85ed
|
389 390 391 |
#ifdef CONFIG_PM_SLEEP static int brcmstb_gisb_arb_suspend(struct device *dev) { |
0810d5cc2
|
392 |
struct brcmstb_gisb_arb_device *gdev = dev_get_drvdata(dev); |
203bb85ed
|
393 |
|
713546615
|
394 |
gdev->saved_timeout = gisb_read(gdev, ARB_TIMER); |
203bb85ed
|
395 396 397 398 399 400 401 402 403 |
return 0; } /* Make sure we provide the same timeout value that was configured before, and * do this before the GISB timeout interrupt handler has any chance to run. */ static int brcmstb_gisb_arb_resume_noirq(struct device *dev) { |
0810d5cc2
|
404 |
struct brcmstb_gisb_arb_device *gdev = dev_get_drvdata(dev); |
203bb85ed
|
405 |
|
713546615
|
406 |
gisb_write(gdev, gdev->saved_timeout, ARB_TIMER); |
203bb85ed
|
407 408 409 410 411 412 413 414 415 416 417 418 |
return 0; } #else #define brcmstb_gisb_arb_suspend NULL #define brcmstb_gisb_arb_resume_noirq NULL #endif static const struct dev_pm_ops brcmstb_gisb_arb_pm_ops = { .suspend = brcmstb_gisb_arb_suspend, .resume_noirq = brcmstb_gisb_arb_resume_noirq, }; |
44127b771
|
419 |
static struct platform_driver brcmstb_gisb_arb_driver = { |
44127b771
|
420 421 |
.driver = { .name = "brcm-gisb-arb", |
44127b771
|
422 |
.of_match_table = brcmstb_gisb_arb_of_match, |
203bb85ed
|
423 |
.pm = &brcmstb_gisb_arb_pm_ops, |
44127b771
|
424 425 426 427 428 |
}, }; static int __init brcm_gisb_driver_init(void) { |
2e8a29a1c
|
429 430 |
return platform_driver_probe(&brcmstb_gisb_arb_driver, brcmstb_gisb_arb_probe); |
44127b771
|
431 432 433 |
} module_init(brcm_gisb_driver_init); |