Blame view
drivers/clocksource/timer-oxnas-rps.c
6.64 KB
9952f6918 treewide: Replace... |
1 |
// SPDX-License-Identifier: GPL-2.0-only |
89355274e clocksource/drive... |
2 3 4 5 6 7 |
/* * drivers/clocksource/timer-oxnas-rps.c * * Copyright (C) 2009 Oxford Semiconductor Ltd * Copyright (C) 2013 Ma Haijun <mahaijuns@gmail.com> * Copyright (C) 2016 Neil Armstrong <narmstrong@baylibre.com> |
89355274e clocksource/drive... |
8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 |
*/ #define pr_fmt(fmt) KBUILD_MODNAME ": " fmt #include <linux/init.h> #include <linux/irq.h> #include <linux/io.h> #include <linux/clk.h> #include <linux/slab.h> #include <linux/interrupt.h> #include <linux/of_irq.h> #include <linux/of_address.h> #include <linux/clockchips.h> #include <linux/sched_clock.h> /* TIMER1 used as tick * TIMER2 used as clocksource */ /* Registers definitions */ #define TIMER_LOAD_REG 0x0 #define TIMER_CURR_REG 0x4 #define TIMER_CTRL_REG 0x8 #define TIMER_CLRINT_REG 0xC #define TIMER_BITS 24 #define TIMER_MAX_VAL (BIT(TIMER_BITS) - 1) #define TIMER_PERIODIC BIT(6) #define TIMER_ENABLE BIT(7) #define TIMER_DIV1 (0) #define TIMER_DIV16 (1 << 2) #define TIMER_DIV256 (2 << 2) #define TIMER1_REG_OFFSET 0 #define TIMER2_REG_OFFSET 0x20 /* Clockevent & Clocksource data */ struct oxnas_rps_timer { struct clock_event_device clkevent; void __iomem *clksrc_base; void __iomem *clkevt_base; unsigned long timer_period; unsigned int timer_prescaler; struct clk *clk; int irq; }; static irqreturn_t oxnas_rps_timer_irq(int irq, void *dev_id) { struct oxnas_rps_timer *rps = dev_id; writel_relaxed(0, rps->clkevt_base + TIMER_CLRINT_REG); rps->clkevent.event_handler(&rps->clkevent); return IRQ_HANDLED; } static void oxnas_rps_timer_config(struct oxnas_rps_timer *rps, unsigned long period, unsigned int periodic) { uint32_t cfg = rps->timer_prescaler; if (period) cfg |= TIMER_ENABLE; if (periodic) cfg |= TIMER_PERIODIC; writel_relaxed(period, rps->clkevt_base + TIMER_LOAD_REG); writel_relaxed(cfg, rps->clkevt_base + TIMER_CTRL_REG); } static int oxnas_rps_timer_shutdown(struct clock_event_device *evt) { struct oxnas_rps_timer *rps = container_of(evt, struct oxnas_rps_timer, clkevent); oxnas_rps_timer_config(rps, 0, 0); return 0; } static int oxnas_rps_timer_set_periodic(struct clock_event_device *evt) { struct oxnas_rps_timer *rps = container_of(evt, struct oxnas_rps_timer, clkevent); oxnas_rps_timer_config(rps, rps->timer_period, 1); return 0; } static int oxnas_rps_timer_set_oneshot(struct clock_event_device *evt) { struct oxnas_rps_timer *rps = container_of(evt, struct oxnas_rps_timer, clkevent); oxnas_rps_timer_config(rps, rps->timer_period, 0); return 0; } static int oxnas_rps_timer_next_event(unsigned long delta, struct clock_event_device *evt) { struct oxnas_rps_timer *rps = container_of(evt, struct oxnas_rps_timer, clkevent); oxnas_rps_timer_config(rps, delta, 0); return 0; } static int __init oxnas_rps_clockevent_init(struct oxnas_rps_timer *rps) { ulong clk_rate = clk_get_rate(rps->clk); ulong timer_rate; /* Start with prescaler 1 */ rps->timer_prescaler = TIMER_DIV1; rps->timer_period = DIV_ROUND_UP(clk_rate, HZ); timer_rate = clk_rate; if (rps->timer_period > TIMER_MAX_VAL) { rps->timer_prescaler = TIMER_DIV16; timer_rate = clk_rate / 16; rps->timer_period = DIV_ROUND_UP(timer_rate, HZ); } if (rps->timer_period > TIMER_MAX_VAL) { rps->timer_prescaler = TIMER_DIV256; timer_rate = clk_rate / 256; rps->timer_period = DIV_ROUND_UP(timer_rate, HZ); } rps->clkevent.name = "oxnas-rps"; rps->clkevent.features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT | CLOCK_EVT_FEAT_DYNIRQ; rps->clkevent.tick_resume = oxnas_rps_timer_shutdown; rps->clkevent.set_state_shutdown = oxnas_rps_timer_shutdown; rps->clkevent.set_state_periodic = oxnas_rps_timer_set_periodic; rps->clkevent.set_state_oneshot = oxnas_rps_timer_set_oneshot; rps->clkevent.set_next_event = oxnas_rps_timer_next_event; rps->clkevent.rating = 200; rps->clkevent.cpumask = cpu_possible_mask; rps->clkevent.irq = rps->irq; clockevents_config_and_register(&rps->clkevent, timer_rate, 1, TIMER_MAX_VAL); pr_info("Registered clock event rate %luHz prescaler %x period %lu ", clk_rate, rps->timer_prescaler, rps->timer_period); return 0; } /* Clocksource */ static void __iomem *timer_sched_base; static u64 notrace oxnas_rps_read_sched_clock(void) { return ~readl_relaxed(timer_sched_base); } static int __init oxnas_rps_clocksource_init(struct oxnas_rps_timer *rps) { ulong clk_rate = clk_get_rate(rps->clk); int ret; /* use prescale 16 */ clk_rate = clk_rate / 16; writel_relaxed(TIMER_MAX_VAL, rps->clksrc_base + TIMER_LOAD_REG); writel_relaxed(TIMER_PERIODIC | TIMER_ENABLE | TIMER_DIV16, rps->clksrc_base + TIMER_CTRL_REG); timer_sched_base = rps->clksrc_base + TIMER_CURR_REG; sched_clock_register(oxnas_rps_read_sched_clock, TIMER_BITS, clk_rate); ret = clocksource_mmio_init(timer_sched_base, "oxnas_rps_clocksource_timer", clk_rate, 250, TIMER_BITS, clocksource_mmio_readl_down); if (WARN_ON(ret)) { pr_err("can't register clocksource "); return ret; } pr_info("Registered clocksource rate %luHz ", clk_rate); return 0; } |
8595b1ba1 clocksource/drive... |
214 |
static int __init oxnas_rps_timer_init(struct device_node *np) |
89355274e clocksource/drive... |
215 216 217 218 219 220 |
{ struct oxnas_rps_timer *rps; void __iomem *base; int ret; rps = kzalloc(sizeof(*rps), GFP_KERNEL); |
8595b1ba1 clocksource/drive... |
221 222 |
if (!rps) return -ENOMEM; |
89355274e clocksource/drive... |
223 224 |
rps->clk = of_clk_get(np, 0); |
8595b1ba1 clocksource/drive... |
225 226 |
if (IS_ERR(rps->clk)) { ret = PTR_ERR(rps->clk); |
89355274e clocksource/drive... |
227 |
goto err_alloc; |
8595b1ba1 clocksource/drive... |
228 |
} |
89355274e clocksource/drive... |
229 |
|
8595b1ba1 clocksource/drive... |
230 231 |
ret = clk_prepare_enable(rps->clk); if (ret) |
89355274e clocksource/drive... |
232 233 234 |
goto err_clk; base = of_iomap(np, 0); |
8595b1ba1 clocksource/drive... |
235 236 |
if (!base) { ret = -ENXIO; |
89355274e clocksource/drive... |
237 |
goto err_clk_prepare; |
8595b1ba1 clocksource/drive... |
238 |
} |
89355274e clocksource/drive... |
239 240 |
rps->irq = irq_of_parse_and_map(np, 0); |
8595b1ba1 clocksource/drive... |
241 242 |
if (rps->irq < 0) { ret = -EINVAL; |
89355274e clocksource/drive... |
243 |
goto err_iomap; |
8595b1ba1 clocksource/drive... |
244 |
} |
89355274e clocksource/drive... |
245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 |
rps->clkevt_base = base + TIMER1_REG_OFFSET; rps->clksrc_base = base + TIMER2_REG_OFFSET; /* Disable timers */ writel_relaxed(0, rps->clkevt_base + TIMER_CTRL_REG); writel_relaxed(0, rps->clksrc_base + TIMER_CTRL_REG); writel_relaxed(0, rps->clkevt_base + TIMER_LOAD_REG); writel_relaxed(0, rps->clksrc_base + TIMER_LOAD_REG); writel_relaxed(0, rps->clkevt_base + TIMER_CLRINT_REG); writel_relaxed(0, rps->clksrc_base + TIMER_CLRINT_REG); ret = request_irq(rps->irq, oxnas_rps_timer_irq, IRQF_TIMER | IRQF_IRQPOLL, "rps-timer", rps); |
8595b1ba1 clocksource/drive... |
260 |
if (ret) |
89355274e clocksource/drive... |
261 262 263 264 265 266 267 268 269 |
goto err_iomap; ret = oxnas_rps_clocksource_init(rps); if (ret) goto err_irqreq; ret = oxnas_rps_clockevent_init(rps); if (ret) goto err_irqreq; |
8595b1ba1 clocksource/drive... |
270 |
return 0; |
89355274e clocksource/drive... |
271 272 273 274 275 276 277 278 279 280 281 |
err_irqreq: free_irq(rps->irq, rps); err_iomap: iounmap(base); err_clk_prepare: clk_disable_unprepare(rps->clk); err_clk: clk_put(rps->clk); err_alloc: kfree(rps); |
8595b1ba1 clocksource/drive... |
282 283 |
return ret; |
89355274e clocksource/drive... |
284 |
} |
172733959 clocksource/drive... |
285 |
TIMER_OF_DECLARE(ox810se_rps, |
177cf6e52 clocksources: Swi... |
286 |
"oxsemi,ox810se-rps-timer", oxnas_rps_timer_init); |
172733959 clocksource/drive... |
287 |
TIMER_OF_DECLARE(ox820_rps, |
fbc87aa0f clocksource/drive... |
288 |
"oxsemi,ox820-rps-timer", oxnas_rps_timer_init); |