Blame view
drivers/gpio/gpio-altera.c
9.6 KB
1ccea77e2
|
1 |
// SPDX-License-Identifier: GPL-2.0-or-later |
c5abbba93
|
2 3 4 |
/* * Copyright (C) 2013 Altera Corporation * Based on gpio-mpc8xxx.c |
c5abbba93
|
5 6 7 |
*/ #include <linux/io.h> |
7b5409ee9
|
8 |
#include <linux/module.h> |
40a1f9b20
|
9 10 |
#include <linux/gpio/driver.h> #include <linux/of_gpio.h> /* For of_mm_gpio_chip */ |
c5abbba93
|
11 12 13 14 15 16 17 18 19 20 21 22 |
#include <linux/platform_device.h> #define ALTERA_GPIO_MAX_NGPIO 32 #define ALTERA_GPIO_DATA 0x0 #define ALTERA_GPIO_DIR 0x4 #define ALTERA_GPIO_IRQ_MASK 0x8 #define ALTERA_GPIO_EDGE_CAP 0xc /** * struct altera_gpio_chip * @mmchip : memory mapped chip structure. * @gpio_lock : synchronization lock so that new irq/set/get requests |
9ce01efe5
|
23 |
* will be blocked until the current one completes. |
c5abbba93
|
24 |
* @interrupt_trigger : specifies the hardware configured IRQ trigger type |
9ce01efe5
|
25 |
* (rising, falling, both, high) |
c5abbba93
|
26 27 28 29 |
* @mapped_irq : kernel mapped irq number. */ struct altera_gpio_chip { struct of_mm_gpio_chip mmchip; |
21d01c9c0
|
30 |
raw_spinlock_t gpio_lock; |
c5abbba93
|
31 32 |
int interrupt_trigger; int mapped_irq; |
9d373acad
|
33 |
struct irq_chip irq_chip; |
c5abbba93
|
34 35 36 37 38 39 40 41 |
}; static void altera_gpio_irq_unmask(struct irq_data *d) { struct altera_gpio_chip *altera_gc; struct of_mm_gpio_chip *mm_gc; unsigned long flags; u32 intmask; |
397d0773a
|
42 |
altera_gc = gpiochip_get_data(irq_data_get_irq_chip_data(d)); |
c5abbba93
|
43 |
mm_gc = &altera_gc->mmchip; |
21d01c9c0
|
44 |
raw_spin_lock_irqsave(&altera_gc->gpio_lock, flags); |
c5abbba93
|
45 46 47 48 |
intmask = readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK); /* Set ALTERA_GPIO_IRQ_MASK bit to unmask */ intmask |= BIT(irqd_to_hwirq(d)); writel(intmask, mm_gc->regs + ALTERA_GPIO_IRQ_MASK); |
21d01c9c0
|
49 |
raw_spin_unlock_irqrestore(&altera_gc->gpio_lock, flags); |
c5abbba93
|
50 51 52 53 54 55 56 57 |
} static void altera_gpio_irq_mask(struct irq_data *d) { struct altera_gpio_chip *altera_gc; struct of_mm_gpio_chip *mm_gc; unsigned long flags; u32 intmask; |
397d0773a
|
58 |
altera_gc = gpiochip_get_data(irq_data_get_irq_chip_data(d)); |
c5abbba93
|
59 |
mm_gc = &altera_gc->mmchip; |
21d01c9c0
|
60 |
raw_spin_lock_irqsave(&altera_gc->gpio_lock, flags); |
c5abbba93
|
61 62 63 64 |
intmask = readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK); /* Clear ALTERA_GPIO_IRQ_MASK bit to mask */ intmask &= ~BIT(irqd_to_hwirq(d)); writel(intmask, mm_gc->regs + ALTERA_GPIO_IRQ_MASK); |
21d01c9c0
|
65 |
raw_spin_unlock_irqrestore(&altera_gc->gpio_lock, flags); |
c5abbba93
|
66 67 68 69 70 71 72 73 74 75 |
} /** * This controller's IRQ type is synthesized in hardware, so this function * just checks if the requested set_type matches the synthesized IRQ type */ static int altera_gpio_irq_set_type(struct irq_data *d, unsigned int type) { struct altera_gpio_chip *altera_gc; |
397d0773a
|
76 |
altera_gc = gpiochip_get_data(irq_data_get_irq_chip_data(d)); |
c5abbba93
|
77 |
|
f759921cf
|
78 79 |
if (type == IRQ_TYPE_NONE) { irq_set_handler_locked(d, handle_bad_irq); |
c5abbba93
|
80 |
return 0; |
f759921cf
|
81 82 83 84 85 86 |
} if (type == altera_gc->interrupt_trigger) { if (type == IRQ_TYPE_LEVEL_HIGH) irq_set_handler_locked(d, handle_level_irq); else irq_set_handler_locked(d, handle_simple_irq); |
c5abbba93
|
87 |
return 0; |
f759921cf
|
88 89 |
} irq_set_handler_locked(d, handle_bad_irq); |
c5abbba93
|
90 91 |
return -EINVAL; } |
38e003f4b
|
92 93 |
static unsigned int altera_gpio_irq_startup(struct irq_data *d) { |
c5abbba93
|
94 95 96 97 |
altera_gpio_irq_unmask(d); return 0; } |
c5abbba93
|
98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 |
static int altera_gpio_get(struct gpio_chip *gc, unsigned offset) { struct of_mm_gpio_chip *mm_gc; mm_gc = to_of_mm_gpio_chip(gc); return !!(readl(mm_gc->regs + ALTERA_GPIO_DATA) & BIT(offset)); } static void altera_gpio_set(struct gpio_chip *gc, unsigned offset, int value) { struct of_mm_gpio_chip *mm_gc; struct altera_gpio_chip *chip; unsigned long flags; unsigned int data_reg; mm_gc = to_of_mm_gpio_chip(gc); |
397d0773a
|
115 |
chip = gpiochip_get_data(gc); |
c5abbba93
|
116 |
|
21d01c9c0
|
117 |
raw_spin_lock_irqsave(&chip->gpio_lock, flags); |
c5abbba93
|
118 119 120 121 122 123 |
data_reg = readl(mm_gc->regs + ALTERA_GPIO_DATA); if (value) data_reg |= BIT(offset); else data_reg &= ~BIT(offset); writel(data_reg, mm_gc->regs + ALTERA_GPIO_DATA); |
21d01c9c0
|
124 |
raw_spin_unlock_irqrestore(&chip->gpio_lock, flags); |
c5abbba93
|
125 126 127 128 129 130 131 132 133 134 |
} static int altera_gpio_direction_input(struct gpio_chip *gc, unsigned offset) { struct of_mm_gpio_chip *mm_gc; struct altera_gpio_chip *chip; unsigned long flags; unsigned int gpio_ddr; mm_gc = to_of_mm_gpio_chip(gc); |
397d0773a
|
135 |
chip = gpiochip_get_data(gc); |
c5abbba93
|
136 |
|
21d01c9c0
|
137 |
raw_spin_lock_irqsave(&chip->gpio_lock, flags); |
c5abbba93
|
138 139 140 141 |
/* Set pin as input, assumes software controlled IP */ gpio_ddr = readl(mm_gc->regs + ALTERA_GPIO_DIR); gpio_ddr &= ~BIT(offset); writel(gpio_ddr, mm_gc->regs + ALTERA_GPIO_DIR); |
21d01c9c0
|
142 |
raw_spin_unlock_irqrestore(&chip->gpio_lock, flags); |
c5abbba93
|
143 144 145 146 147 148 149 150 151 152 153 154 155 |
return 0; } static int altera_gpio_direction_output(struct gpio_chip *gc, unsigned offset, int value) { struct of_mm_gpio_chip *mm_gc; struct altera_gpio_chip *chip; unsigned long flags; unsigned int data_reg, gpio_ddr; mm_gc = to_of_mm_gpio_chip(gc); |
397d0773a
|
156 |
chip = gpiochip_get_data(gc); |
c5abbba93
|
157 |
|
21d01c9c0
|
158 |
raw_spin_lock_irqsave(&chip->gpio_lock, flags); |
c5abbba93
|
159 160 161 162 163 164 165 166 167 168 169 170 |
/* Sets the GPIO value */ data_reg = readl(mm_gc->regs + ALTERA_GPIO_DATA); if (value) data_reg |= BIT(offset); else data_reg &= ~BIT(offset); writel(data_reg, mm_gc->regs + ALTERA_GPIO_DATA); /* Set pin as output, assumes software controlled IP */ gpio_ddr = readl(mm_gc->regs + ALTERA_GPIO_DIR); gpio_ddr |= BIT(offset); writel(gpio_ddr, mm_gc->regs + ALTERA_GPIO_DIR); |
21d01c9c0
|
171 |
raw_spin_unlock_irqrestore(&chip->gpio_lock, flags); |
c5abbba93
|
172 173 174 |
return 0; } |
bd0b9ac40
|
175 |
static void altera_gpio_irq_edge_handler(struct irq_desc *desc) |
c5abbba93
|
176 177 178 179 180 181 182 |
{ struct altera_gpio_chip *altera_gc; struct irq_chip *chip; struct of_mm_gpio_chip *mm_gc; struct irq_domain *irqdomain; unsigned long status; int i; |
397d0773a
|
183 |
altera_gc = gpiochip_get_data(irq_desc_get_handler_data(desc)); |
c5abbba93
|
184 185 |
chip = irq_desc_get_chip(desc); mm_gc = &altera_gc->mmchip; |
f0fbe7bce
|
186 |
irqdomain = altera_gc->mmchip.gc.irq.domain; |
c5abbba93
|
187 188 189 190 191 192 193 194 195 196 197 198 199 200 |
chained_irq_enter(chip, desc); while ((status = (readl(mm_gc->regs + ALTERA_GPIO_EDGE_CAP) & readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK)))) { writel(status, mm_gc->regs + ALTERA_GPIO_EDGE_CAP); for_each_set_bit(i, &status, mm_gc->gc.ngpio) { generic_handle_irq(irq_find_mapping(irqdomain, i)); } } chained_irq_exit(chip, desc); } |
bd0b9ac40
|
201 |
static void altera_gpio_irq_leveL_high_handler(struct irq_desc *desc) |
c5abbba93
|
202 203 204 205 206 207 208 |
{ struct altera_gpio_chip *altera_gc; struct irq_chip *chip; struct of_mm_gpio_chip *mm_gc; struct irq_domain *irqdomain; unsigned long status; int i; |
397d0773a
|
209 |
altera_gc = gpiochip_get_data(irq_desc_get_handler_data(desc)); |
c5abbba93
|
210 211 |
chip = irq_desc_get_chip(desc); mm_gc = &altera_gc->mmchip; |
f0fbe7bce
|
212 |
irqdomain = altera_gc->mmchip.gc.irq.domain; |
c5abbba93
|
213 214 215 216 217 218 219 220 221 222 223 |
chained_irq_enter(chip, desc); status = readl(mm_gc->regs + ALTERA_GPIO_DATA); status &= readl(mm_gc->regs + ALTERA_GPIO_IRQ_MASK); for_each_set_bit(i, &status, mm_gc->gc.ngpio) { generic_handle_irq(irq_find_mapping(irqdomain, i)); } chained_irq_exit(chip, desc); } |
c4b40493d
|
224 |
static int altera_gpio_probe(struct platform_device *pdev) |
c5abbba93
|
225 226 227 228 |
{ struct device_node *node = pdev->dev.of_node; int reg, ret; struct altera_gpio_chip *altera_gc; |
2617790f0
|
229 |
struct gpio_irq_chip *girq; |
c5abbba93
|
230 231 232 233 |
altera_gc = devm_kzalloc(&pdev->dev, sizeof(*altera_gc), GFP_KERNEL); if (!altera_gc) return -ENOMEM; |
21d01c9c0
|
234 |
raw_spin_lock_init(&altera_gc->gpio_lock); |
c5abbba93
|
235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 |
if (of_property_read_u32(node, "altr,ngpio", ®)) /* By default assume maximum ngpio */ altera_gc->mmchip.gc.ngpio = ALTERA_GPIO_MAX_NGPIO; else altera_gc->mmchip.gc.ngpio = reg; if (altera_gc->mmchip.gc.ngpio > ALTERA_GPIO_MAX_NGPIO) { dev_warn(&pdev->dev, "ngpio is greater than %d, defaulting to %d ", ALTERA_GPIO_MAX_NGPIO, ALTERA_GPIO_MAX_NGPIO); altera_gc->mmchip.gc.ngpio = ALTERA_GPIO_MAX_NGPIO; } altera_gc->mmchip.gc.direction_input = altera_gpio_direction_input; altera_gc->mmchip.gc.direction_output = altera_gpio_direction_output; altera_gc->mmchip.gc.get = altera_gpio_get; altera_gc->mmchip.gc.set = altera_gpio_set; altera_gc->mmchip.gc.owner = THIS_MODULE; |
58383c784
|
255 |
altera_gc->mmchip.gc.parent = &pdev->dev; |
c5abbba93
|
256 |
|
c5abbba93
|
257 258 259 260 261 262 |
altera_gc->mapped_irq = platform_get_irq(pdev, 0); if (altera_gc->mapped_irq < 0) goto skip_irq; if (of_property_read_u32(node, "altr,interrupt-type", ®)) { |
c5abbba93
|
263 264 265 |
dev_err(&pdev->dev, "altr,interrupt-type value not set in device tree "); |
2617790f0
|
266 |
return -EINVAL; |
c5abbba93
|
267 268 |
} altera_gc->interrupt_trigger = reg; |
9d373acad
|
269 270 271 272 273 274 |
altera_gc->irq_chip.name = "altera-gpio"; altera_gc->irq_chip.irq_mask = altera_gpio_irq_mask; altera_gc->irq_chip.irq_unmask = altera_gpio_irq_unmask; altera_gc->irq_chip.irq_set_type = altera_gpio_irq_set_type; altera_gc->irq_chip.irq_startup = altera_gpio_irq_startup; altera_gc->irq_chip.irq_shutdown = altera_gpio_irq_mask; |
2617790f0
|
275 276 277 278 279 280 281 282 283 284 285 286 287 288 |
girq = &altera_gc->mmchip.gc.irq; girq->chip = &altera_gc->irq_chip; if (altera_gc->interrupt_trigger == IRQ_TYPE_LEVEL_HIGH) girq->parent_handler = altera_gpio_irq_leveL_high_handler; else girq->parent_handler = altera_gpio_irq_edge_handler; girq->num_parents = 1; girq->parents = devm_kcalloc(&pdev->dev, 1, sizeof(*girq->parents), GFP_KERNEL); if (!girq->parents) return -ENOMEM; girq->default_type = IRQ_TYPE_NONE; girq->handler = handle_bad_irq; girq->parents[0] = altera_gc->mapped_irq; |
c5abbba93
|
289 |
|
2617790f0
|
290 291 |
skip_irq: ret = of_mm_gpiochip_add_data(node, &altera_gc->mmchip, altera_gc); |
c5abbba93
|
292 |
if (ret) { |
2617790f0
|
293 294 295 |
dev_err(&pdev->dev, "Failed adding memory mapped gpiochip "); return ret; |
c5abbba93
|
296 |
} |
2617790f0
|
297 |
platform_set_drvdata(pdev, altera_gc); |
c5abbba93
|
298 |
|
c5abbba93
|
299 |
return 0; |
c5abbba93
|
300 301 302 303 304 |
} static int altera_gpio_remove(struct platform_device *pdev) { struct altera_gpio_chip *altera_gc = platform_get_drvdata(pdev); |
41ec66c92
|
305 |
of_mm_gpiochip_remove(&altera_gc->mmchip); |
c5abbba93
|
306 |
|
1c8b5d688
|
307 |
return 0; |
c5abbba93
|
308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 |
} static const struct of_device_id altera_gpio_of_match[] = { { .compatible = "altr,pio-1.0", }, {}, }; MODULE_DEVICE_TABLE(of, altera_gpio_of_match); static struct platform_driver altera_gpio_driver = { .driver = { .name = "altera_gpio", .of_match_table = of_match_ptr(altera_gpio_of_match), }, .probe = altera_gpio_probe, .remove = altera_gpio_remove, }; static int __init altera_gpio_init(void) { return platform_driver_register(&altera_gpio_driver); } subsys_initcall(altera_gpio_init); static void __exit altera_gpio_exit(void) { platform_driver_unregister(&altera_gpio_driver); } module_exit(altera_gpio_exit); MODULE_AUTHOR("Tien Hock Loh <thloh@altera.com>"); MODULE_DESCRIPTION("Altera GPIO driver"); MODULE_LICENSE("GPL"); |