Blame view
drivers/ide/q40ide.c
4.12 KB
1da177e4c
|
1 |
/* |
58f189fcc
|
2 |
* Q40 I/O port IDE Driver |
1da177e4c
|
3 4 5 6 7 8 9 10 11 12 13 14 15 16 |
* * (c) Richard Zidlicky * * This file is subject to the terms and conditions of the GNU General Public * License. See the file COPYING in the main directory of this archive for * more details. * * */ #include <linux/types.h> #include <linux/mm.h> #include <linux/interrupt.h> #include <linux/blkdev.h> |
1da177e4c
|
17 |
#include <linux/ide.h> |
bff7832dd
|
18 |
#include <linux/module.h> |
1da177e4c
|
19 |
|
d18812070
|
20 |
#include <asm/ide.h> |
1da177e4c
|
21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 |
/* * Bases of the IDE interfaces */ #define Q40IDE_NUM_HWIFS 2 #define PCIDE_BASE1 0x1f0 #define PCIDE_BASE2 0x170 #define PCIDE_BASE3 0x1e8 #define PCIDE_BASE4 0x168 #define PCIDE_BASE5 0x1e0 #define PCIDE_BASE6 0x160 static const unsigned long pcide_bases[Q40IDE_NUM_HWIFS] = { PCIDE_BASE1, PCIDE_BASE2, /* PCIDE_BASE3, PCIDE_BASE4 , PCIDE_BASE5, PCIDE_BASE6 */ }; |
1da177e4c
|
38 39 40 41 42 43 44 45 46 47 48 49 50 |
static int q40ide_default_irq(unsigned long base) { switch (base) { case 0x1f0: return 14; case 0x170: return 15; case 0x1e8: return 11; default: return 0; } } /* |
29dd59755
|
51 |
* Addresses are pretranslated for Q40 ISA access. |
1da177e4c
|
52 |
*/ |
f4d3ffa52
|
53 |
static void q40_ide_setup_ports(struct ide_hw *hw, unsigned long base, int irq) |
1da177e4c
|
54 |
{ |
9f36d3143
|
55 |
memset(hw, 0, sizeof(*hw)); |
d28aa3ac4
|
56 57 58 59 60 61 62 63 64 65 66 |
/* BIG FAT WARNING: assumption: only DATA port is ever used in 16 bit mode */ hw->io_ports.data_addr = Q40_ISA_IO_W(base); hw->io_ports.error_addr = Q40_ISA_IO_B(base + 1); hw->io_ports.nsect_addr = Q40_ISA_IO_B(base + 2); hw->io_ports.lbal_addr = Q40_ISA_IO_B(base + 3); hw->io_ports.lbam_addr = Q40_ISA_IO_B(base + 4); hw->io_ports.lbah_addr = Q40_ISA_IO_B(base + 5); hw->io_ports.device_addr = Q40_ISA_IO_B(base + 6); hw->io_ports.status_addr = Q40_ISA_IO_B(base + 7); hw->io_ports.ctl_addr = Q40_ISA_IO_B(base + 0x206); |
86f3a492b
|
67 |
|
1da177e4c
|
68 |
hw->irq = irq; |
1da177e4c
|
69 |
} |
adb1af980
|
70 |
static void q40ide_input_data(ide_drive_t *drive, struct ide_cmd *cmd, |
9567b349f
|
71 |
void *buf, unsigned int len) |
92d3ab27e
|
72 |
{ |
9567b349f
|
73 |
unsigned long data_addr = drive->hwif->io_ports.data_addr; |
92d3ab27e
|
74 |
|
d18812070
|
75 76 77 78 |
if (drive->media == ide_disk && cmd && (cmd->tf_flags & IDE_TFLAG_FS)) { __ide_mm_insw(data_addr, buf, (len + 1) / 2); return; } |
92d3ab27e
|
79 |
|
f94116aee
|
80 |
raw_insw_swapw((u16 *)data_addr, buf, (len + 1) / 2); |
92d3ab27e
|
81 |
} |
adb1af980
|
82 |
static void q40ide_output_data(ide_drive_t *drive, struct ide_cmd *cmd, |
9567b349f
|
83 |
void *buf, unsigned int len) |
92d3ab27e
|
84 |
{ |
9567b349f
|
85 |
unsigned long data_addr = drive->hwif->io_ports.data_addr; |
d18812070
|
86 87 88 89 |
if (drive->media == ide_disk && cmd && (cmd->tf_flags & IDE_TFLAG_FS)) { __ide_mm_outsw(data_addr, buf, (len + 1) / 2); return; } |
92d3ab27e
|
90 |
|
f94116aee
|
91 |
raw_outsw_swapw((u16 *)data_addr, buf, (len + 1) / 2); |
92d3ab27e
|
92 |
} |
1da177e4c
|
93 |
|
374e042c3
|
94 95 96 97 98 |
/* Q40 has a byte-swapped IDE interface */ static const struct ide_tp_ops q40ide_tp_ops = { .exec_command = ide_exec_command, .read_status = ide_read_status, .read_altstatus = ide_read_altstatus, |
ecf3a31d2
|
99 |
.write_devctl = ide_write_devctl, |
374e042c3
|
100 |
|
abb596b25
|
101 |
.dev_select = ide_dev_select, |
374e042c3
|
102 103 104 105 106 107 108 109 110 |
.tf_load = ide_tf_load, .tf_read = ide_tf_read, .input_data = q40ide_input_data, .output_data = q40ide_output_data, }; static const struct ide_port_info q40ide_port_info = { .tp_ops = &q40ide_tp_ops, |
09a3e7918
|
111 |
.host_flags = IDE_HFLAG_MMIO | IDE_HFLAG_NO_DMA, |
255115fb3
|
112 |
.irq_flags = IRQF_SHARED, |
29e52cf79
|
113 |
.chipset = ide_generic, |
374e042c3
|
114 |
}; |
1da177e4c
|
115 116 |
/* * the static array is needed to have the name reported in /proc/ioports, |
96de0e252
|
117 |
* hwif->name unfortunately isn't available yet |
1da177e4c
|
118 119 120 121 122 123 124 125 |
*/ static const char *q40_ide_names[Q40IDE_NUM_HWIFS]={ "ide0", "ide1" }; /* * Probe for Q40 IDE interfaces */ |
ade2daf9c
|
126 |
static int __init q40ide_init(void) |
1da177e4c
|
127 128 |
{ int i; |
9f36d3143
|
129 |
struct ide_hw hw[Q40IDE_NUM_HWIFS], *hws[] = { NULL, NULL }; |
1da177e4c
|
130 131 |
if (!MACH_IS_Q40) |
ade2daf9c
|
132 |
return -ENODEV; |
1da177e4c
|
133 |
|
c99c92c58
|
134 135 |
printk(KERN_INFO "ide: Q40 IDE controller "); |
1da177e4c
|
136 |
for (i = 0; i < Q40IDE_NUM_HWIFS; i++) { |
c97c6aca7
|
137 |
const char *name = q40_ide_names[i]; |
1da177e4c
|
138 |
|
1da177e4c
|
139 140 141 142 143 144 145 146 147 148 149 150 151 |
if (!request_region(pcide_bases[i], 8, name)) { printk("could not reserve ports %lx-%lx for %s ", pcide_bases[i],pcide_bases[i]+8,name); continue; } if (!request_region(pcide_bases[i]+0x206, 1, name)) { printk("could not reserve port %lx for %s ", pcide_bases[i]+0x206,name); release_region(pcide_bases[i], 8); continue; } |
f4d3ffa52
|
152 |
q40_ide_setup_ports(&hw[i], pcide_bases[i], |
1da177e4c
|
153 |
q40ide_default_irq(pcide_bases[i])); |
cbb010c18
|
154 |
|
48c3c1072
|
155 |
hws[i] = &hw[i]; |
1da177e4c
|
156 |
} |
8ac4ce742
|
157 |
|
dca398305
|
158 |
return ide_host_add(&q40ide_port_info, hws, Q40IDE_NUM_HWIFS, NULL); |
1da177e4c
|
159 |
} |
ade2daf9c
|
160 |
module_init(q40ide_init); |
f743d04dc
|
161 162 |
MODULE_LICENSE("GPL"); |