Blame view

arch/arm/boot/dts/rk3288-veyron-speedy.dts 4.71 KB
13517157d   Romain Perier   ARM: dts: rockchi...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
  /*
   * Google Veyron Speedy Rev 1+ board device tree source
   *
   * Copyright 2015 Google, Inc
   *
   * This file is dual-licensed: you can use it either under the terms
   * of the GPL or the X11 license, at your option. Note that this dual
   * licensing only applies to this file, and not this project as a
   * whole.
   *
   *  a) This file is free software; you can redistribute it and/or
   *     modify it under the terms of the GNU General Public License as
   *     published by the Free Software Foundation; either version 2 of the
   *     License, or (at your option) any later version.
   *
   *     This file is distributed in the hope that it will be useful,
   *     but WITHOUT ANY WARRANTY; without even the implied warranty of
   *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   *     GNU General Public License for more details.
   *
   *  Or, alternatively,
   *
   *  b) Permission is hereby granted, free of charge, to any person
   *     obtaining a copy of this software and associated documentation
   *     files (the "Software"), to deal in the Software without
   *     restriction, including without limitation the rights to use,
   *     copy, modify, merge, publish, distribute, sublicense, and/or
   *     sell copies of the Software, and to permit persons to whom the
   *     Software is furnished to do so, subject to the following
   *     conditions:
   *
   *     The above copyright notice and this permission notice shall be
   *     included in all copies or substantial portions of the Software.
   *
   *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
   *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
   *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
   *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
   *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
   *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
   *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
   *     OTHER DEALINGS IN THE SOFTWARE.
   */
  
  /dts-v1/;
  #include "rk3288-veyron-chromebook.dtsi"
  #include "cros-ec-sbs.dtsi"
  
  / {
  	model = "Google Speedy";
  	compatible = "google,veyron-speedy-rev9", "google,veyron-speedy-rev8",
  		     "google,veyron-speedy-rev7", "google,veyron-speedy-rev6",
  		     "google,veyron-speedy-rev5", "google,veyron-speedy-rev4",
  		     "google,veyron-speedy-rev3", "google,veyron-speedy-rev2",
  		     "google,veyron-speedy", "google,veyron", "rockchip,rk3288";
  
  	panel_regulator: panel-regulator {
  		compatible = "regulator-fixed";
  		enable-active-high;
e9e79d539   Andy Yan   ARM: dts: rockchi...
60
  		gpio = <&gpio7 RK_PB6 GPIO_ACTIVE_HIGH>;
13517157d   Romain Perier   ARM: dts: rockchi...
61
62
63
  		pinctrl-names = "default";
  		pinctrl-0 = <&lcd_enable_h>;
  		regulator-name = "panel_regulator";
1f45e8c6d   Heiko Stuebner   ARM: dts: rockchi...
64
  		startup-delay-us = <100000>;
13517157d   Romain Perier   ARM: dts: rockchi...
65
66
67
68
69
70
  		vin-supply = <&vcc33_sys>;
  	};
  
  	vcc18_lcd: vcc18-lcd {
  		compatible = "regulator-fixed";
  		enable-active-high;
e9e79d539   Andy Yan   ARM: dts: rockchi...
71
  		gpio = <&gpio2 RK_PB5 GPIO_ACTIVE_HIGH>;
13517157d   Romain Perier   ARM: dts: rockchi...
72
73
74
75
76
77
78
79
80
81
82
  		pinctrl-names = "default";
  		pinctrl-0 = <&avdd_1v8_disp_en>;
  		regulator-name = "vcc18_lcd";
  		regulator-always-on;
  		regulator-boot-on;
  		vin-supply = <&vcc18_wl>;
  	};
  
  	backlight_regulator: backlight-regulator {
  		compatible = "regulator-fixed";
  		enable-active-high;
e9e79d539   Andy Yan   ARM: dts: rockchi...
83
  		gpio = <&gpio2 RK_PB4 GPIO_ACTIVE_HIGH>;
13517157d   Romain Perier   ARM: dts: rockchi...
84
85
86
87
88
89
90
  		pinctrl-names = "default";
  		pinctrl-0 = <&bl_pwr_en>;
  		regulator-name = "backlight_regulator";
  		vin-supply = <&vcc33_sys>;
  		startup-delay-us = <15000>;
  	};
  };
03deaf4a8   Heiko Stuebner   ARM: dts: rockchi...
91
92
93
  &backlight {
  	power-supply = <&backlight_regulator>;
  };
97cb9ce91   Heiko Stuebner   ARM: dts: rockchi...
94
95
96
97
98
99
100
  &cpu_alert0 {
  	temperature = <65000>;
  };
  
  &cpu_alert1 {
  	temperature = <70000>;
  };
2f171d404   Heiko Stuebner   ARM: dts: rockchi...
101
102
103
104
105
106
  &edp {
  	/delete-property/pinctrl-names;
  	/delete-property/pinctrl-0;
  
  	force-hpd;
  };
03deaf4a8   Heiko Stuebner   ARM: dts: rockchi...
107
108
109
  &panel {
  	power-supply= <&panel_regulator>;
  };
13517157d   Romain Perier   ARM: dts: rockchi...
110
111
112
113
114
115
116
117
118
119
120
121
122
123
  &rk808 {
  	pinctrl-names = "default";
  	pinctrl-0 = <&pmic_int_l>;
  };
  
  &sdmmc {
  	disable-wp;
  	pinctrl-names = "default";
  	pinctrl-0 = <&sdmmc_clk &sdmmc_cmd &sdmmc_cd_disabled &sdmmc_cd_gpio
  			&sdmmc_bus4>;
  };
  
  &vcc_5v {
  	enable-active-high;
e9e79d539   Andy Yan   ARM: dts: rockchi...
124
  	gpio = <&gpio7 RK_PC5 GPIO_ACTIVE_HIGH>;
13517157d   Romain Perier   ARM: dts: rockchi...
125
126
127
128
129
130
  	pinctrl-names = "default";
  	pinctrl-0 = <&drv_5v>;
  };
  
  &vcc50_hdmi {
  	enable-active-high;
e9e79d539   Andy Yan   ARM: dts: rockchi...
131
  	gpio = <&gpio5 RK_PC3 GPIO_ACTIVE_HIGH>;
13517157d   Romain Perier   ARM: dts: rockchi...
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
  	pinctrl-names = "default";
  	pinctrl-0 = <&vcc50_hdmi_en>;
  };
  
  &pinctrl {
  	backlight {
  		bl_pwr_en: bl_pwr_en {
  			rockchip,pins = <2 12 RK_FUNC_GPIO &pcfg_pull_none>;
  		};
  	};
  
  	buck-5v {
  		drv_5v: drv-5v {
  			rockchip,pins = <7 21 RK_FUNC_GPIO &pcfg_pull_none>;
  		};
  	};
  
  	hdmi {
  		vcc50_hdmi_en: vcc50-hdmi-en {
  			rockchip,pins = <5 19 RK_FUNC_GPIO &pcfg_pull_none>;
  		};
  	};
  
  	lcd {
  		lcd_enable_h: lcd-en {
  			rockchip,pins = <7 14 RK_FUNC_GPIO &pcfg_pull_none>;
  		};
  
  		avdd_1v8_disp_en: avdd-1v8-disp-en {
  			rockchip,pins = <2 13 RK_FUNC_GPIO &pcfg_pull_none>;
  		};
  	};
  
  	pmic {
  		dvs_1: dvs-1 {
  			rockchip,pins = <7 12 RK_FUNC_GPIO &pcfg_pull_down>;
  		};
  
  		dvs_2: dvs-2 {
  			rockchip,pins = <7 15 RK_FUNC_GPIO &pcfg_pull_down>;
  		};
  	};
  };