Blame view
drivers/hwspinlock/omap_hwspinlock.c
4.84 KB
70ba4cc26 drivers: hwspinlo... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 |
/* * OMAP hardware spinlock driver * * Copyright (C) 2010 Texas Instruments Incorporated - http://www.ti.com * * Contact: Simon Que <sque@ti.com> * Hari Kanigeri <h-kanigeri2@ti.com> * Ohad Ben-Cohen <ohad@wizery.com> * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License * version 2 as published by the Free Software Foundation. * * This program is distributed in the hope that it will be useful, but * WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU * General Public License for more details. */ #include <linux/kernel.h> #include <linux/module.h> #include <linux/device.h> #include <linux/delay.h> #include <linux/io.h> #include <linux/bitops.h> #include <linux/pm_runtime.h> #include <linux/slab.h> #include <linux/spinlock.h> #include <linux/hwspinlock.h> #include <linux/platform_device.h> #include "hwspinlock_internal.h" /* Spinlock register offsets */ #define SYSSTATUS_OFFSET 0x0014 #define LOCK_BASE_OFFSET 0x0800 #define SPINLOCK_NUMLOCKS_BIT_OFFSET (24) /* Possible values of SPINLOCK_LOCK_REG */ #define SPINLOCK_NOTTAKEN (0) /* free */ #define SPINLOCK_TAKEN (1) /* locked */ |
70ba4cc26 drivers: hwspinlo... |
43 44 |
static int omap_hwspinlock_trylock(struct hwspinlock *lock) { |
300bab977 hwspinlock/core: ... |
45 |
void __iomem *lock_addr = lock->priv; |
70ba4cc26 drivers: hwspinlo... |
46 47 |
/* attempt to acquire the lock by reading its value */ |
300bab977 hwspinlock/core: ... |
48 |
return (SPINLOCK_NOTTAKEN == readl(lock_addr)); |
70ba4cc26 drivers: hwspinlo... |
49 50 51 52 |
} static void omap_hwspinlock_unlock(struct hwspinlock *lock) { |
300bab977 hwspinlock/core: ... |
53 |
void __iomem *lock_addr = lock->priv; |
70ba4cc26 drivers: hwspinlo... |
54 55 |
/* release the lock by writing 0 to it */ |
300bab977 hwspinlock/core: ... |
56 |
writel(SPINLOCK_NOTTAKEN, lock_addr); |
70ba4cc26 drivers: hwspinlo... |
57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 |
} /* * relax the OMAP interconnect while spinning on it. * * The specs recommended that the retry delay time will be * just over half of the time that a requester would be * expected to hold the lock. * * The number below is taken from an hardware specs example, * obviously it is somewhat arbitrary. */ static void omap_hwspinlock_relax(struct hwspinlock *lock) { ndelay(50); } static const struct hwspinlock_ops omap_hwspinlock_ops = { .trylock = omap_hwspinlock_trylock, .unlock = omap_hwspinlock_unlock, .relax = omap_hwspinlock_relax, }; static int __devinit omap_hwspinlock_probe(struct platform_device *pdev) { |
c3c1250e9 hwspinlock/core/o... |
82 |
struct hwspinlock_pdata *pdata = pdev->dev.platform_data; |
300bab977 hwspinlock/core: ... |
83 84 |
struct hwspinlock_device *bank; struct hwspinlock *hwlock; |
70ba4cc26 drivers: hwspinlo... |
85 86 |
struct resource *res; void __iomem *io_base; |
300bab977 hwspinlock/core: ... |
87 |
int num_locks, i, ret; |
70ba4cc26 drivers: hwspinlo... |
88 |
|
c3c1250e9 hwspinlock/core/o... |
89 90 |
if (!pdata) return -ENODEV; |
70ba4cc26 drivers: hwspinlo... |
91 92 93 |
res = platform_get_resource(pdev, IORESOURCE_MEM, 0); if (!res) return -ENODEV; |
70ba4cc26 drivers: hwspinlo... |
94 |
io_base = ioremap(res->start, resource_size(res)); |
c97f6dd0f hwspinlock/omap: ... |
95 96 |
if (!io_base) return -ENOMEM; |
70ba4cc26 drivers: hwspinlo... |
97 98 99 100 101 102 103 104 105 106 |
/* Determine number of locks */ i = readl(io_base + SYSSTATUS_OFFSET); i >>= SPINLOCK_NUMLOCKS_BIT_OFFSET; /* one of the four lsb's must be set, and nothing else */ if (hweight_long(i & 0xf) != 1 || i > 8) { ret = -EINVAL; goto iounmap_base; } |
300bab977 hwspinlock/core: ... |
107 |
num_locks = i * 32; /* actual number of locks in this device */ |
c97f6dd0f hwspinlock/omap: ... |
108 |
|
300bab977 hwspinlock/core: ... |
109 110 |
bank = kzalloc(sizeof(*bank) + num_locks * sizeof(*hwlock), GFP_KERNEL); if (!bank) { |
c97f6dd0f hwspinlock/omap: ... |
111 112 113 |
ret = -ENOMEM; goto iounmap_base; } |
300bab977 hwspinlock/core: ... |
114 |
platform_set_drvdata(pdev, bank); |
70ba4cc26 drivers: hwspinlo... |
115 |
|
300bab977 hwspinlock/core: ... |
116 117 |
for (i = 0, hwlock = &bank->lock[0]; i < num_locks; i++, hwlock++) hwlock->priv = io_base + LOCK_BASE_OFFSET + sizeof(u32) * i; |
70ba4cc26 drivers: hwspinlo... |
118 119 120 121 122 123 |
/* * runtime PM will make sure the clock of this module is * enabled iff at least one lock is requested */ pm_runtime_enable(&pdev->dev); |
300bab977 hwspinlock/core: ... |
124 125 126 127 |
ret = hwspin_lock_register(bank, &pdev->dev, &omap_hwspinlock_ops, pdata->base_id, num_locks); if (ret) goto reg_fail; |
70ba4cc26 drivers: hwspinlo... |
128 129 |
return 0; |
300bab977 hwspinlock/core: ... |
130 |
reg_fail: |
70ba4cc26 drivers: hwspinlo... |
131 |
pm_runtime_disable(&pdev->dev); |
300bab977 hwspinlock/core: ... |
132 |
kfree(bank); |
70ba4cc26 drivers: hwspinlo... |
133 134 |
iounmap_base: iounmap(io_base); |
70ba4cc26 drivers: hwspinlo... |
135 136 |
return ret; } |
9efb4a1bb hwspinlock/omap: ... |
137 |
static int __devexit omap_hwspinlock_remove(struct platform_device *pdev) |
70ba4cc26 drivers: hwspinlo... |
138 |
{ |
300bab977 hwspinlock/core: ... |
139 140 141 142 143 144 145 146 147 |
struct hwspinlock_device *bank = platform_get_drvdata(pdev); void __iomem *io_base = bank->lock[0].priv - LOCK_BASE_OFFSET; int ret; ret = hwspin_lock_unregister(bank); if (ret) { dev_err(&pdev->dev, "%s failed: %d ", __func__, ret); return ret; |
70ba4cc26 drivers: hwspinlo... |
148 149 150 |
} pm_runtime_disable(&pdev->dev); |
300bab977 hwspinlock/core: ... |
151 152 |
iounmap(io_base); kfree(bank); |
70ba4cc26 drivers: hwspinlo... |
153 154 155 156 157 158 |
return 0; } static struct platform_driver omap_hwspinlock_driver = { .probe = omap_hwspinlock_probe, |
9efb4a1bb hwspinlock/omap: ... |
159 |
.remove = __devexit_p(omap_hwspinlock_remove), |
70ba4cc26 drivers: hwspinlo... |
160 161 |
.driver = { .name = "omap_hwspinlock", |
e467b6421 hwspinlock/core: ... |
162 |
.owner = THIS_MODULE, |
70ba4cc26 drivers: hwspinlo... |
163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 |
}, }; static int __init omap_hwspinlock_init(void) { return platform_driver_register(&omap_hwspinlock_driver); } /* board init code might need to reserve hwspinlocks for predefined purposes */ postcore_initcall(omap_hwspinlock_init); static void __exit omap_hwspinlock_exit(void) { platform_driver_unregister(&omap_hwspinlock_driver); } module_exit(omap_hwspinlock_exit); MODULE_LICENSE("GPL v2"); MODULE_DESCRIPTION("Hardware spinlock driver for OMAP"); MODULE_AUTHOR("Simon Que <sque@ti.com>"); MODULE_AUTHOR("Hari Kanigeri <h-kanigeri2@ti.com>"); MODULE_AUTHOR("Ohad Ben-Cohen <ohad@wizery.com>"); |