Blame view
drivers/memory/jedec_ddr.h
4.36 KB
d2912cb15 treewide: Replace... |
1 |
/* SPDX-License-Identifier: GPL-2.0-only */ |
9c1c21a05 ddr: add LPDDR2 d... |
2 3 4 5 6 7 |
/* * Definitions for DDR memories based on JEDEC specs * * Copyright (C) 2012 Texas Instruments, Inc. * * Aneesh V <aneesh@ti.com> |
9c1c21a05 ddr: add LPDDR2 d... |
8 |
*/ |
5ec47cda7 memory: move jede... |
9 10 |
#ifndef __JEDEC_DDR_H #define __JEDEC_DDR_H |
9c1c21a05 ddr: add LPDDR2 d... |
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 |
#include <linux/types.h> /* DDR Densities */ #define DDR_DENSITY_64Mb 1 #define DDR_DENSITY_128Mb 2 #define DDR_DENSITY_256Mb 3 #define DDR_DENSITY_512Mb 4 #define DDR_DENSITY_1Gb 5 #define DDR_DENSITY_2Gb 6 #define DDR_DENSITY_4Gb 7 #define DDR_DENSITY_8Gb 8 #define DDR_DENSITY_16Gb 9 #define DDR_DENSITY_32Gb 10 /* DDR type */ #define DDR_TYPE_DDR2 1 #define DDR_TYPE_DDR3 2 #define DDR_TYPE_LPDDR2_S4 3 #define DDR_TYPE_LPDDR2_S2 4 #define DDR_TYPE_LPDDR2_NVM 5 |
976897dd9 memory: Extend of... |
32 |
#define DDR_TYPE_LPDDR3 6 |
9c1c21a05 ddr: add LPDDR2 d... |
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 |
/* DDR IO width */ #define DDR_IO_WIDTH_4 1 #define DDR_IO_WIDTH_8 2 #define DDR_IO_WIDTH_16 3 #define DDR_IO_WIDTH_32 4 /* Number of Row bits */ #define R9 9 #define R10 10 #define R11 11 #define R12 12 #define R13 13 #define R14 14 #define R15 15 #define R16 16 /* Number of Column bits */ #define C7 7 #define C8 8 #define C9 9 #define C10 10 #define C11 11 #define C12 12 /* Number of Banks */ #define B1 0 #define B2 1 #define B4 2 #define B8 3 /* Refresh rate in nano-seconds */ #define T_REFI_15_6 15600 #define T_REFI_7_8 7800 #define T_REFI_3_9 3900 /* tRFC values */ #define T_RFC_90 90000 #define T_RFC_110 110000 #define T_RFC_130 130000 #define T_RFC_160 160000 #define T_RFC_210 210000 #define T_RFC_300 300000 #define T_RFC_350 350000 /* Mode register numbers */ #define DDR_MR0 0 #define DDR_MR1 1 #define DDR_MR2 2 #define DDR_MR3 3 #define DDR_MR4 4 #define DDR_MR5 5 #define DDR_MR6 6 #define DDR_MR7 7 #define DDR_MR8 8 #define DDR_MR9 9 #define DDR_MR10 10 #define DDR_MR11 11 #define DDR_MR16 16 #define DDR_MR17 17 #define DDR_MR18 18 /* * LPDDR2 related defines */ /* MR4 register fields */ #define MR4_SDRAM_REF_RATE_SHIFT 0 #define MR4_SDRAM_REF_RATE_MASK 7 #define MR4_TUF_SHIFT 7 #define MR4_TUF_MASK (1 << 7) /* MR4 SDRAM Refresh Rate field values */ #define SDRAM_TEMP_NOMINAL 0x3 #define SDRAM_TEMP_RESERVED_4 0x4 #define SDRAM_TEMP_HIGH_DERATE_REFRESH 0x5 #define SDRAM_TEMP_HIGH_DERATE_REFRESH_AND_TIMINGS 0x6 #define SDRAM_TEMP_VERY_HIGH_SHUTDOWN 0x7 #define NUM_DDR_ADDR_TABLE_ENTRIES 11 #define NUM_DDR_TIMING_TABLE_ENTRIES 4 /* Structure for DDR addressing info from the JEDEC spec */ struct lpddr2_addressing { u32 num_banks; u32 tREFI_ns; u32 tRFCab_ps; }; /* * Structure for timings from the LPDDR2 datasheet * All parameters are in pico seconds(ps) unless explicitly indicated * with a suffix like tRAS_max_ns below */ struct lpddr2_timings { u32 max_freq; u32 min_freq; u32 tRPab; u32 tRCD; u32 tWR; u32 tRAS_min; u32 tRRD; u32 tWTR; u32 tXP; u32 tRTP; u32 tCKESR; u32 tDQSCK_max; u32 tDQSCK_max_derated; u32 tFAW; u32 tZQCS; u32 tZQCL; u32 tZQinit; u32 tRAS_max_ns; }; /* * Min value for some parameters in terms of number of tCK cycles(nCK) * Please set to zero parameters that are not valid for a given memory * type */ struct lpddr2_min_tck { u32 tRPab; u32 tRCD; u32 tWR; u32 tRASmin; u32 tRRD; u32 tWTR; u32 tXP; u32 tRTP; u32 tCKE; u32 tCKESR; u32 tFAW; }; extern const struct lpddr2_addressing lpddr2_jedec_addressing_table[NUM_DDR_ADDR_TABLE_ENTRIES]; extern const struct lpddr2_timings lpddr2_jedec_timings[NUM_DDR_TIMING_TABLE_ENTRIES]; extern const struct lpddr2_min_tck lpddr2_jedec_min_tck; |
976897dd9 memory: Extend of... |
172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 |
/* * Structure for timings for LPDDR3 based on LPDDR2 plus additional fields. * All parameters are in pico seconds(ps) excluding max_freq, min_freq which * are in Hz. */ struct lpddr3_timings { u32 max_freq; u32 min_freq; u32 tRFC; u32 tRRD; u32 tRPab; u32 tRPpb; u32 tRCD; u32 tRC; u32 tRAS; u32 tWTR; u32 tWR; u32 tRTP; u32 tW2W_C2C; u32 tR2R_C2C; u32 tWL; u32 tDQSCK; u32 tRL; u32 tFAW; u32 tXSR; u32 tXP; u32 tCKE; u32 tCKESR; u32 tMRD; }; /* * Min value for some parameters in terms of number of tCK cycles(nCK) * Please set to zero parameters that are not valid for a given memory * type */ struct lpddr3_min_tck { u32 tRFC; u32 tRRD; u32 tRPab; u32 tRPpb; u32 tRCD; u32 tRC; u32 tRAS; u32 tWTR; u32 tWR; u32 tRTP; u32 tW2W_C2C; u32 tR2R_C2C; u32 tWL; u32 tDQSCK; u32 tRL; u32 tFAW; u32 tXSR; u32 tXP; u32 tCKE; u32 tCKESR; u32 tMRD; }; |
5ec47cda7 memory: move jede... |
231 |
#endif /* __JEDEC_DDR_H */ |