Blame view
drivers/ata/pata_ninja32.c
5.18 KB
51dbd4906 pata_ninja32: Car... |
1 2 3 |
/* * pata_ninja32.c - Ninja32 PATA for new ATA layer * (C) 2007 Red Hat Inc |
51dbd4906 pata_ninja32: Car... |
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 |
* * Note: The controller like many controllers has shared timings for * PIO and DMA. We thus flip to the DMA timings in dma_start and flip back * in the dma_stop function. Thus we actually don't need a set_dmamode * method as the PIO method is always called and will set the right PIO * timing parameters. * * The Ninja32 Cardbus is not a generic SFF controller. Instead it is * laid out as follows off BAR 0. This is based upon Mark Lord's delkin * driver and the extensive analysis done by the BSD developers, notably * ITOH Yasufumi. * * Base + 0x00 IRQ Status * Base + 0x01 IRQ control * Base + 0x02 Chipset control |
419464507 pata_ninja32: set... |
19 |
* Base + 0x03 Unknown |
51dbd4906 pata_ninja32: Car... |
20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 |
* Base + 0x04 VDMA and reset control + wait bits * Base + 0x08 BMIMBA * Base + 0x0C DMA Length * Base + 0x10 Taskfile * Base + 0x18 BMDMA Status ? * Base + 0x1C * Base + 0x1D Bus master control * bit 0 = enable * bit 1 = 0 write/1 read * bit 2 = 1 sgtable * bit 3 = go * bit 4-6 wait bits * bit 7 = done * Base + 0x1E AltStatus * Base + 0x1F timing register */ #include <linux/kernel.h> #include <linux/module.h> #include <linux/pci.h> #include <linux/init.h> #include <linux/blkdev.h> #include <linux/delay.h> #include <scsi/scsi_host.h> #include <linux/libata.h> #define DRV_NAME "pata_ninja32" |
e3cf95dd6 ata: Report 16/32... |
47 |
#define DRV_VERSION "0.1.5" |
51dbd4906 pata_ninja32: Car... |
48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 |
/** * ninja32_set_piomode - set initial PIO mode data * @ap: ATA interface * @adev: ATA device * * Called to do the PIO mode setup. Our timing registers are shared * but we want to set the PIO timing by default. */ static void ninja32_set_piomode(struct ata_port *ap, struct ata_device *adev) { static u16 pio_timing[5] = { 0xd6, 0x85, 0x44, 0x33, 0x13 }; |
11b7becca libata: checkpatc... |
64 65 |
iowrite8(pio_timing[adev->pio_mode - XFER_PIO_0], ap->ioaddr.bmdma_addr + 0x1f); |
51dbd4906 pata_ninja32: Car... |
66 67 68 69 70 71 72 73 74 |
ap->private_data = adev; } static void ninja32_dev_select(struct ata_port *ap, unsigned int device) { struct ata_device *adev = &ap->link.device[device]; if (ap->private_data != adev) { iowrite8(0xd6, ap->ioaddr.bmdma_addr + 0x1f); |
9363c3825 libata: rename SF... |
75 |
ata_sff_dev_select(ap, device); |
51dbd4906 pata_ninja32: Car... |
76 77 78 79 80 |
ninja32_set_piomode(ap, adev); } } static struct scsi_host_template ninja32_sht = { |
68d1d07b5 libata: implement... |
81 |
ATA_BMDMA_SHT(DRV_NAME), |
51dbd4906 pata_ninja32: Car... |
82 83 84 |
}; static struct ata_port_operations ninja32_port_ops = { |
029cfd6b7 libata: implement... |
85 |
.inherits = &ata_bmdma_port_ops, |
5682ed33a libata: rename SF... |
86 |
.sff_dev_select = ninja32_dev_select, |
51dbd4906 pata_ninja32: Car... |
87 |
.cable_detect = ata_cable_40wire, |
029cfd6b7 libata: implement... |
88 |
.set_piomode = ninja32_set_piomode, |
e3cf95dd6 ata: Report 16/32... |
89 |
.sff_data_xfer = ata_sff_data_xfer32 |
51dbd4906 pata_ninja32: Car... |
90 |
}; |
e7c0d217c pata_ninja32: sus... |
91 92 93 94 95 96 97 98 99 100 |
static void ninja32_program(void __iomem *base) { iowrite8(0x05, base + 0x01); /* Enable interrupt lines */ iowrite8(0xBE, base + 0x02); /* Burst, ?? setup */ iowrite8(0x01, base + 0x03); /* Unknown */ iowrite8(0x20, base + 0x04); /* WAIT0 */ iowrite8(0x8f, base + 0x05); /* Unknown */ iowrite8(0xa4, base + 0x1c); /* Unknown */ iowrite8(0x83, base + 0x1d); /* BMDMA control: WAIT0 */ } |
51dbd4906 pata_ninja32: Car... |
101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 |
static int ninja32_init_one(struct pci_dev *dev, const struct pci_device_id *id) { struct ata_host *host; struct ata_port *ap; void __iomem *base; int rc; host = ata_host_alloc(&dev->dev, 1); if (!host) return -ENOMEM; ap = host->ports[0]; /* Set up the PCI device */ rc = pcim_enable_device(dev); if (rc) return rc; rc = pcim_iomap_regions(dev, 1 << 0, DRV_NAME); if (rc == -EBUSY) pcim_pin_device(dev); if (rc) return rc; host->iomap = pcim_iomap_table(dev); rc = pci_set_dma_mask(dev, ATA_DMA_MASK); if (rc) return rc; rc = pci_set_consistent_dma_mask(dev, ATA_DMA_MASK); if (rc) return rc; pci_set_master(dev); |
b604958a9 pata_ninja32: upd... |
131 132 |
/* Set up the register mappings. We use the I/O mapping as only the older chips also have MMIO on BAR 1 */ |
51dbd4906 pata_ninja32: Car... |
133 134 135 136 |
base = host->iomap[0]; if (!base) return -ENOMEM; ap->ops = &ninja32_port_ops; |
14bdef982 [libata] convert ... |
137 |
ap->pio_mask = ATA_PIO4; |
51dbd4906 pata_ninja32: Car... |
138 139 140 141 142 143 |
ap->flags |= ATA_FLAG_SLAVE_POSS; ap->ioaddr.cmd_addr = base + 0x10; ap->ioaddr.ctl_addr = base + 0x1E; ap->ioaddr.altstatus_addr = base + 0x1E; ap->ioaddr.bmdma_addr = base; |
9363c3825 libata: rename SF... |
144 |
ata_sff_std_ports(&ap->ioaddr); |
e3cf95dd6 ata: Report 16/32... |
145 |
ap->pflags = ATA_PFLAG_PIO32 | ATA_PFLAG_PIO32CHANGE; |
51dbd4906 pata_ninja32: Car... |
146 |
|
e7c0d217c pata_ninja32: sus... |
147 |
ninja32_program(base); |
51dbd4906 pata_ninja32: Car... |
148 |
/* FIXME: Should we disable them at remove ? */ |
c3b288942 libata-sff: separ... |
149 |
return ata_host_activate(host, dev->irq, ata_bmdma_interrupt, |
11b7becca libata: checkpatc... |
150 |
IRQF_SHARED, &ninja32_sht); |
51dbd4906 pata_ninja32: Car... |
151 |
} |
e7c0d217c pata_ninja32: sus... |
152 153 154 155 156 157 158 159 160 161 162 163 |
#ifdef CONFIG_PM static int ninja32_reinit_one(struct pci_dev *pdev) { struct ata_host *host = dev_get_drvdata(&pdev->dev); int rc; rc = ata_pci_device_do_resume(pdev); if (rc) return rc; ninja32_program(host->iomap[0]); ata_host_resume(host); |
4fca377f7 [libata] trivial:... |
164 |
return 0; |
e7c0d217c pata_ninja32: sus... |
165 166 |
} #endif |
51dbd4906 pata_ninja32: Car... |
167 |
static const struct pci_device_id ninja32[] = { |
b604958a9 pata_ninja32: upd... |
168 169 170 |
{ 0x10FC, 0x0003, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 }, { 0x1145, 0x8008, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 }, { 0x1145, 0xf008, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 }, |
11b7becca libata: checkpatc... |
171 172 |
{ 0x1145, 0xf021, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 }, { 0x1145, 0xf024, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 }, |
b604958a9 pata_ninja32: upd... |
173 |
{ 0x1145, 0xf02C, PCI_ANY_ID, PCI_ANY_ID, 0, 0, 0 }, |
51dbd4906 pata_ninja32: Car... |
174 175 176 177 178 179 180 |
{ }, }; static struct pci_driver ninja32_pci_driver = { .name = DRV_NAME, .id_table = ninja32, .probe = ninja32_init_one, |
e7c0d217c pata_ninja32: sus... |
181 182 183 184 185 |
.remove = ata_pci_remove_one, #ifdef CONFIG_PM .suspend = ata_pci_device_suspend, .resume = ninja32_reinit_one, #endif |
51dbd4906 pata_ninja32: Car... |
186 |
}; |
2fc75da0c ata: use module_p... |
187 |
module_pci_driver(ninja32_pci_driver); |
51dbd4906 pata_ninja32: Car... |
188 189 190 191 192 193 |
MODULE_AUTHOR("Alan Cox"); MODULE_DESCRIPTION("low-level driver for Ninja32 ATA"); MODULE_LICENSE("GPL"); MODULE_DEVICE_TABLE(pci, ninja32); MODULE_VERSION(DRV_VERSION); |