Blame view

include/asm-cris/cacheflush.h 1.25 KB
1da177e4c   Linus Torvalds   Linux-2.6.12-rc2
1
2
3
4
5
6
7
8
9
10
11
  #ifndef _CRIS_CACHEFLUSH_H
  #define _CRIS_CACHEFLUSH_H
  
  /* Keep includes the same across arches.  */
  #include <linux/mm.h>
  
  /* The cache doesn't need to be flushed when TLB entries change because 
   * the cache is mapped to physical memory, not virtual memory
   */
  #define flush_cache_all()			do { } while (0)
  #define flush_cache_mm(mm)			do { } while (0)
ec8c0446b   Ralf Baechle   [PATCH] Optimize ...
12
  #define flush_cache_dup_mm(mm)			do { } while (0)
1da177e4c   Linus Torvalds   Linux-2.6.12-rc2
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
  #define flush_cache_range(vma, start, end)	do { } while (0)
  #define flush_cache_page(vma, vmaddr, pfn)	do { } while (0)
  #define flush_dcache_page(page)			do { } while (0)
  #define flush_dcache_mmap_lock(mapping)		do { } while (0)
  #define flush_dcache_mmap_unlock(mapping)	do { } while (0)
  #define flush_icache_range(start, end)		do { } while (0)
  #define flush_icache_page(vma,pg)		do { } while (0)
  #define flush_icache_user_range(vma,pg,adr,len)	do { } while (0)
  #define flush_cache_vmap(start, end)		do { } while (0)
  #define flush_cache_vunmap(start, end)		do { } while (0)
  
  #define copy_to_user_page(vma, page, vaddr, dst, src, len) \
  	memcpy(dst, src, len)
  #define copy_from_user_page(vma, page, vaddr, dst, src, len) \
  	memcpy(dst, src, len)
  
  void global_flush_tlb(void); 
  int change_page_attr(struct page *page, int numpages, pgprot_t prot);
  
  #endif /* _CRIS_CACHEFLUSH_H */