Eric Lee / smarc-fsl-linux-kernel

Blame view

arch/mips/pci/ops-titan-ht.c 3.35 KB
edit raw normal view history
1da177e4c   Linus Torvalds   Linux-2.6.12-rc2 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
 
  /*
   * Copyright 2003 PMC-Sierra
   * Author: Manish Lachwani (lachwani@pmc-sierra.com)
   *
   *  This program is free software; you can redistribute  it and/or modify it
   *  under  the terms of  the GNU General  Public License as published by the
   *  Free Software Foundation;  either version 2 of the  License, or (at your
   *  option) any later version.
   *
   *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS'' AND   ANY  EXPRESS OR IMPLIED
   *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF
   *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN
   *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,
   *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
   *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF
   *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
   *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT
   *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
   *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
   *
   *  You should have received a copy of the  GNU General Public License along
   *  with this program; if not, write  to the Free Software Foundation, Inc.,
   *  675 Mass Ave, Cambridge, MA 02139, USA.
   */
  
  #include <linux/types.h>
  #include <linux/pci.h>
  #include <linux/kernel.h>
1da177e4c   Linus Torvalds   Linux-2.6.12-rc2 
29
30
31
32
33
34
 
  #include <linux/delay.h>
  #include <asm/io.h>
  
  #include <asm/titan_dep.h>
  
  static int titan_ht_config_read_dword(struct pci_bus *bus, unsigned int devfn,
11ed4add9   Andrea Gelmini   MIPS: PCI: RM9000... 
35
 
  	int offset, u32 *val)
1da177e4c   Linus Torvalds   Linux-2.6.12-rc2 
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
 
  {
  	volatile uint32_t address;
  	int busno;
  
  	busno = bus->number;
  
  	address = (busno << 16) | (devfn << 8) | (offset & 0xfc) | 0x80000000;
  	if (busno != 0)
  		address |= 1;
  
  	/*
  	 * RM9000 HT Errata: Issue back to back HT config
  	 * transcations. Issue a BIU sync before and
  	 * after the HT cycle
  	 */
  
  	*(volatile int32_t *) 0xfb0000f0 |= 0x2;
  
  	udelay(30);
  
  	*(volatile int32_t *) 0xfb0006f8 = address;
  	*(val) = *(volatile int32_t *) 0xfb0006fc;
  
  	udelay(30);
  
  	* (volatile int32_t *) 0xfb0000f0 |= 0x2;
  
  	return PCIBIOS_SUCCESSFUL;
  }
  
  static int titan_ht_config_read(struct pci_bus *bus, unsigned int devfn,
11ed4add9   Andrea Gelmini   MIPS: PCI: RM9000... 
67
 
  	int offset, int size, u32 *val)
1da177e4c   Linus Torvalds   Linux-2.6.12-rc2 
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
 
  {
  	uint32_t dword;
  
  	titan_ht_config_read_dword(bus, devfn, offset, &dword);
  
  	dword >>= ((offset & 3) << 3);
  	dword &= (0xffffffffU >> ((4 - size) << 8));
  
  	return PCIBIOS_SUCCESSFUL;
  }
  
  static inline int titan_ht_config_write_dword(struct pci_bus *bus,
  	unsigned int devfn, int offset, u32 val)
  {
  	volatile uint32_t address;
  	int busno;
  
  	busno = bus->number;
  
  	address = (busno << 16) | (devfn << 8) | (offset & 0xfc) | 0x80000000;
  	if (busno != 0)
  		address |= 1;
  
  	*(volatile int32_t *) 0xfb0000f0 |= 0x2;
  
  	udelay(30);
  
  	*(volatile int32_t *) 0xfb0006f8 = address;
  	*(volatile int32_t *) 0xfb0006fc = val;
  
  	udelay(30);
  
  	*(volatile int32_t *) 0xfb0000f0 |= 0x2;
  
  	return PCIBIOS_SUCCESSFUL;
  }
  
  static int titan_ht_config_write(struct pci_bus *bus, unsigned int devfn,
  	int offset, int size, u32 val)
  {
  	uint32_t val1, val2, mask;
  
  	titan_ht_config_read_dword(bus, devfn, offset, &val2);
  
  	val1 = val << ((offset & 3) << 3);
  	mask = ~(0xffffffffU >> ((4 - size) << 8));
  	val2 &= ~(mask << ((offset & 3) << 8));
  
  	titan_ht_config_write_dword(bus, devfn, offset, val1 | val2);
  
  	return PCIBIOS_SUCCESSFUL;
  }
  
  struct pci_ops titan_ht_pci_ops = {
  	.read	= titan_ht_config_read,
  	.write	= titan_ht_config_write,
  };