Blame view
include/linux/dw_dmac.h
4.1 KB
3bfb1d20b dmaengine: Driver... |
1 2 3 4 5 |
/* * Driver for the Synopsys DesignWare DMA Controller (aka DMACA on * AVR32 systems.) * * Copyright (C) 2007 Atmel Corporation |
aecb7b64d dmaengine/dw_dmac... |
6 |
* Copyright (C) 2010-2011 ST Microelectronics |
3bfb1d20b dmaengine: Driver... |
7 8 9 10 11 12 13 14 15 16 17 18 19 |
* * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef DW_DMAC_H #define DW_DMAC_H #include <linux/dmaengine.h> /** * struct dw_dma_platform_data - Controller configuration parameters * @nr_channels: Number of channels supported by hardware (max 8) |
95ea759e9 dmaengine/dw_dmac... |
20 21 |
* @is_private: The device channels should be marked as private and not for * by the general purpose DMA channel allocator. |
3bfb1d20b dmaengine: Driver... |
22 23 24 |
*/ struct dw_dma_platform_data { unsigned int nr_channels; |
95ea759e9 dmaengine/dw_dmac... |
25 |
bool is_private; |
b0c3130d6 dw_dmac: Pass Cha... |
26 27 28 |
#define CHAN_ALLOCATION_ASCENDING 0 /* zero to seven */ #define CHAN_ALLOCATION_DESCENDING 1 /* seven to zero */ unsigned char chan_allocation_order; |
93317e8e3 dw_dmac: Pass Cha... |
29 30 31 |
#define CHAN_PRIORITY_ASCENDING 0 /* chan0 highest */ #define CHAN_PRIORITY_DESCENDING 1 /* chan7 highest */ unsigned char chan_priority; |
3bfb1d20b dmaengine: Driver... |
32 33 34 |
}; /** |
74465b4ff atmel-mci: conver... |
35 36 37 38 39 40 41 42 43 44 |
* enum dw_dma_slave_width - DMA slave register access width. * @DMA_SLAVE_WIDTH_8BIT: Do 8-bit slave register accesses * @DMA_SLAVE_WIDTH_16BIT: Do 16-bit slave register accesses * @DMA_SLAVE_WIDTH_32BIT: Do 32-bit slave register accesses */ enum dw_dma_slave_width { DW_DMA_SLAVE_WIDTH_8BIT, DW_DMA_SLAVE_WIDTH_16BIT, DW_DMA_SLAVE_WIDTH_32BIT, }; |
ee66509d7 dw_dmac: Allow sr... |
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 |
/* bursts size */ enum dw_dma_msize { DW_DMA_MSIZE_1, DW_DMA_MSIZE_4, DW_DMA_MSIZE_8, DW_DMA_MSIZE_16, DW_DMA_MSIZE_32, DW_DMA_MSIZE_64, DW_DMA_MSIZE_128, DW_DMA_MSIZE_256, }; /* flow controller */ enum dw_dma_fc { DW_DMA_FC_D_M2M, DW_DMA_FC_D_M2P, DW_DMA_FC_D_P2M, DW_DMA_FC_D_P2P, DW_DMA_FC_P_P2M, DW_DMA_FC_SP_P2P, DW_DMA_FC_P_M2P, DW_DMA_FC_DP_P2P, }; |
74465b4ff atmel-mci: conver... |
68 |
/** |
3bfb1d20b dmaengine: Driver... |
69 |
* struct dw_dma_slave - Controller-specific information about a slave |
74465b4ff atmel-mci: conver... |
70 71 72 73 74 75 76 |
* * @dma_dev: required DMA master device * @tx_reg: physical address of data register used for * memory-to-peripheral transfers * @rx_reg: physical address of data register used for * peripheral-to-memory transfers * @reg_width: peripheral register width |
3bfb1d20b dmaengine: Driver... |
77 78 |
* @cfg_hi: Platform-specific initializer for the CFG_HI register * @cfg_lo: Platform-specific initializer for the CFG_LO register |
59c22fc11 dw_dmac: Changing... |
79 80 |
* @src_master: src master for transfers on allocated channel. * @dst_master: dest master for transfers on allocated channel. |
ee66509d7 dw_dmac: Allow sr... |
81 82 83 |
* @src_msize: src burst size. * @dst_msize: dest burst size. * @fc: flow controller for DMA transfer |
3bfb1d20b dmaengine: Driver... |
84 85 |
*/ struct dw_dma_slave { |
74465b4ff atmel-mci: conver... |
86 87 88 89 |
struct device *dma_dev; dma_addr_t tx_reg; dma_addr_t rx_reg; enum dw_dma_slave_width reg_width; |
3bfb1d20b dmaengine: Driver... |
90 91 |
u32 cfg_hi; u32 cfg_lo; |
59c22fc11 dw_dmac: Changing... |
92 93 |
u8 src_master; u8 dst_master; |
ee66509d7 dw_dmac: Allow sr... |
94 95 96 |
u8 src_msize; u8 dst_msize; u8 fc; |
3bfb1d20b dmaengine: Driver... |
97 98 99 100 101 102 103 104 105 106 |
}; /* Platform-configurable bits in CFG_HI */ #define DWC_CFGH_FCMODE (1 << 0) #define DWC_CFGH_FIFO_MODE (1 << 1) #define DWC_CFGH_PROTCTL(x) ((x) << 2) #define DWC_CFGH_SRC_PER(x) ((x) << 7) #define DWC_CFGH_DST_PER(x) ((x) << 11) /* Platform-configurable bits in CFG_LO */ |
3bfb1d20b dmaengine: Driver... |
107 108 109 110 111 112 113 114 115 116 |
#define DWC_CFGL_LOCK_CH_XFER (0 << 12) /* scope of LOCK_CH */ #define DWC_CFGL_LOCK_CH_BLOCK (1 << 12) #define DWC_CFGL_LOCK_CH_XACT (2 << 12) #define DWC_CFGL_LOCK_BUS_XFER (0 << 14) /* scope of LOCK_BUS */ #define DWC_CFGL_LOCK_BUS_BLOCK (1 << 14) #define DWC_CFGL_LOCK_BUS_XACT (2 << 14) #define DWC_CFGL_LOCK_CH (1 << 15) /* channel lockout */ #define DWC_CFGL_LOCK_BUS (1 << 16) /* busmaster lockout */ #define DWC_CFGL_HS_DST_POL (1 << 18) /* dst handshake active low */ #define DWC_CFGL_HS_SRC_POL (1 << 19) /* src handshake active low */ |
d9de45198 dw_dmac: add cycl... |
117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 |
/* DMA API extensions */ struct dw_cyclic_desc { struct dw_desc **desc; unsigned long periods; void (*period_callback)(void *param); void *period_callback_param; }; struct dw_cyclic_desc *dw_dma_cyclic_prep(struct dma_chan *chan, dma_addr_t buf_addr, size_t buf_len, size_t period_len, enum dma_data_direction direction); void dw_dma_cyclic_free(struct dma_chan *chan); int dw_dma_cyclic_start(struct dma_chan *chan); void dw_dma_cyclic_stop(struct dma_chan *chan); dma_addr_t dw_dma_get_src_addr(struct dma_chan *chan); dma_addr_t dw_dma_get_dst_addr(struct dma_chan *chan); |
3bfb1d20b dmaengine: Driver... |
135 |
#endif /* DW_DMAC_H */ |