Blame view
drivers/clocksource/timer-fttmr010.c
12 KB
b24413180 License cleanup: ... |
1 |
// SPDX-License-Identifier: GPL-2.0 |
4750535bc clocksource/drive... |
2 |
/* |
f5bf0ee4e clocksource/drive... |
3 |
* Faraday Technology FTTMR010 timer driver |
4750535bc clocksource/drive... |
4 5 6 7 8 9 10 11 12 13 14 |
* Copyright (C) 2017 Linus Walleij <linus.walleij@linaro.org> * * Based on a rewrite of arch/arm/mach-gemini/timer.c: * Copyright (C) 2001-2006 Storlink, Corp. * Copyright (C) 2008-2009 Paulius Zaleckas <paulius.zaleckas@teltonika.lt> */ #include <linux/interrupt.h> #include <linux/io.h> #include <linux/of.h> #include <linux/of_address.h> #include <linux/of_irq.h> |
4750535bc clocksource/drive... |
15 16 17 |
#include <linux/clockchips.h> #include <linux/clocksource.h> #include <linux/sched_clock.h> |
28e71e2fe clocksource/drive... |
18 |
#include <linux/clk.h> |
e7bad212c clocksource/drive... |
19 |
#include <linux/slab.h> |
d0d76d575 clocksource/drive... |
20 |
#include <linux/bitops.h> |
385c98fcc clocksource/drive... |
21 |
#include <linux/delay.h> |
4750535bc clocksource/drive... |
22 23 |
/* |
86fe57fc4 clocksource/drive... |
24 |
* Register definitions common for all the timer variants. |
4750535bc clocksource/drive... |
25 26 27 28 29 30 31 32 33 34 35 36 37 38 |
*/ #define TIMER1_COUNT (0x00) #define TIMER1_LOAD (0x04) #define TIMER1_MATCH1 (0x08) #define TIMER1_MATCH2 (0x0c) #define TIMER2_COUNT (0x10) #define TIMER2_LOAD (0x14) #define TIMER2_MATCH1 (0x18) #define TIMER2_MATCH2 (0x1c) #define TIMER3_COUNT (0x20) #define TIMER3_LOAD (0x24) #define TIMER3_MATCH1 (0x28) #define TIMER3_MATCH2 (0x2c) #define TIMER_CR (0x30) |
4750535bc clocksource/drive... |
39 |
|
86fe57fc4 clocksource/drive... |
40 |
/* |
5422413ce clocksource/drive... |
41 42 43 44 45 |
* Control register set to clear for ast2600 only. */ #define AST2600_TIMER_CR_CLR (0x3c) /* |
86fe57fc4 clocksource/drive... |
46 47 |
* Control register (TMC30) bit fields for fttmr010/gemini/moxart timers. */ |
d0d76d575 clocksource/drive... |
48 49 50 51 52 53 54 55 56 57 58 59 |
#define TIMER_1_CR_ENABLE BIT(0) #define TIMER_1_CR_CLOCK BIT(1) #define TIMER_1_CR_INT BIT(2) #define TIMER_2_CR_ENABLE BIT(3) #define TIMER_2_CR_CLOCK BIT(4) #define TIMER_2_CR_INT BIT(5) #define TIMER_3_CR_ENABLE BIT(6) #define TIMER_3_CR_CLOCK BIT(7) #define TIMER_3_CR_INT BIT(8) #define TIMER_1_CR_UPDOWN BIT(9) #define TIMER_2_CR_UPDOWN BIT(10) #define TIMER_3_CR_UPDOWN BIT(11) |
4750535bc clocksource/drive... |
60 |
|
ec14ba1ec clocksource/drive... |
61 |
/* |
86fe57fc4 clocksource/drive... |
62 63 64 |
* Control register (TMC30) bit fields for aspeed ast2400/ast2500 timers. * The aspeed timers move bits around in the control register and lacks * bits for setting the timer to count upwards. |
ec14ba1ec clocksource/drive... |
65 66 67 68 69 70 71 72 73 74 |
*/ #define TIMER_1_CR_ASPEED_ENABLE BIT(0) #define TIMER_1_CR_ASPEED_CLOCK BIT(1) #define TIMER_1_CR_ASPEED_INT BIT(2) #define TIMER_2_CR_ASPEED_ENABLE BIT(4) #define TIMER_2_CR_ASPEED_CLOCK BIT(5) #define TIMER_2_CR_ASPEED_INT BIT(6) #define TIMER_3_CR_ASPEED_ENABLE BIT(8) #define TIMER_3_CR_ASPEED_CLOCK BIT(9) #define TIMER_3_CR_ASPEED_INT BIT(10) |
86fe57fc4 clocksource/drive... |
75 76 77 78 79 80 81 82 83 84 85 86 |
/* * Interrupt status/mask register definitions for fttmr010/gemini/moxart * timers. * The registers don't exist and they are not needed on aspeed timers * because: * - aspeed timer overflow interrupt is controlled by bits in Control * Register (TMC30). * - aspeed timers always generate interrupt when either one of the * Match registers equals to Status register. */ #define TIMER_INTR_STATE (0x34) #define TIMER_INTR_MASK (0x38) |
d0d76d575 clocksource/drive... |
87 88 89 90 91 92 93 94 95 |
#define TIMER_1_INT_MATCH1 BIT(0) #define TIMER_1_INT_MATCH2 BIT(1) #define TIMER_1_INT_OVERFLOW BIT(2) #define TIMER_2_INT_MATCH1 BIT(3) #define TIMER_2_INT_MATCH2 BIT(4) #define TIMER_2_INT_OVERFLOW BIT(5) #define TIMER_3_INT_MATCH1 BIT(6) #define TIMER_3_INT_MATCH2 BIT(7) #define TIMER_3_INT_OVERFLOW BIT(8) |
4750535bc clocksource/drive... |
96 |
#define TIMER_INT_ALL_MASK 0x1ff |
e7bad212c clocksource/drive... |
97 98 99 |
struct fttmr010 { void __iomem *base; unsigned int tick_rate; |
86fe57fc4 clocksource/drive... |
100 |
bool is_aspeed; |
ec14ba1ec clocksource/drive... |
101 |
u32 t1_enable_val; |
e7bad212c clocksource/drive... |
102 |
struct clock_event_device clkevt; |
84fb64c28 clocksource/drive... |
103 |
int (*timer_shutdown)(struct clock_event_device *evt); |
385c98fcc clocksource/drive... |
104 105 106 |
#ifdef CONFIG_ARM struct delay_timer delay_timer; #endif |
e7bad212c clocksource/drive... |
107 |
}; |
385c98fcc clocksource/drive... |
108 109 110 111 |
/* * A local singleton used by sched_clock and delay timer reads, which are * fast and stateless */ |
e7bad212c clocksource/drive... |
112 113 114 115 116 117 |
static struct fttmr010 *local_fttmr; static inline struct fttmr010 *to_fttmr010(struct clock_event_device *evt) { return container_of(evt, struct fttmr010, clkevt); } |
4750535bc clocksource/drive... |
118 |
|
c47799029 clocksource/drive... |
119 |
static unsigned long fttmr010_read_current_timer_up(void) |
4750535bc clocksource/drive... |
120 |
{ |
b589da8b2 clocksource/drive... |
121 |
return readl(local_fttmr->base + TIMER2_COUNT); |
4750535bc clocksource/drive... |
122 |
} |
c47799029 clocksource/drive... |
123 |
static unsigned long fttmr010_read_current_timer_down(void) |
740e237ad clocksource/drive... |
124 125 126 |
{ return ~readl(local_fttmr->base + TIMER2_COUNT); } |
c47799029 clocksource/drive... |
127 |
static u64 notrace fttmr010_read_sched_clock_up(void) |
385c98fcc clocksource/drive... |
128 |
{ |
c47799029 clocksource/drive... |
129 |
return fttmr010_read_current_timer_up(); |
385c98fcc clocksource/drive... |
130 |
} |
c47799029 clocksource/drive... |
131 |
static u64 notrace fttmr010_read_sched_clock_down(void) |
385c98fcc clocksource/drive... |
132 |
{ |
c47799029 clocksource/drive... |
133 |
return fttmr010_read_current_timer_down(); |
385c98fcc clocksource/drive... |
134 |
} |
f5bf0ee4e clocksource/drive... |
135 |
static int fttmr010_timer_set_next_event(unsigned long cycles, |
4750535bc clocksource/drive... |
136 137 |
struct clock_event_device *evt) { |
e7bad212c clocksource/drive... |
138 |
struct fttmr010 *fttmr010 = to_fttmr010(evt); |
4750535bc clocksource/drive... |
139 |
u32 cr; |
ec14ba1ec clocksource/drive... |
140 |
/* Stop */ |
84fb64c28 clocksource/drive... |
141 |
fttmr010->timer_shutdown(evt); |
ec14ba1ec clocksource/drive... |
142 |
|
86fe57fc4 clocksource/drive... |
143 |
if (fttmr010->is_aspeed) { |
4451d3f59 clocksource/drive... |
144 145 146 147 148 149 150 151 152 153 |
/* * ASPEED Timer Controller will load TIMER1_LOAD register * into TIMER1_COUNT register when the timer is re-enabled. */ writel(cycles, fttmr010->base + TIMER1_LOAD); } else { /* Setup the match register forward in time */ cr = readl(fttmr010->base + TIMER1_COUNT); writel(cr + cycles, fttmr010->base + TIMER1_MATCH1); } |
ec14ba1ec clocksource/drive... |
154 155 156 157 158 |
/* Start */ cr = readl(fttmr010->base + TIMER_CR); cr |= fttmr010->t1_enable_val; writel(cr, fttmr010->base + TIMER_CR); |
4750535bc clocksource/drive... |
159 160 161 |
return 0; } |
5422413ce clocksource/drive... |
162 163 164 165 166 167 168 169 170 |
static int ast2600_timer_shutdown(struct clock_event_device *evt) { struct fttmr010 *fttmr010 = to_fttmr010(evt); /* Stop */ writel(fttmr010->t1_enable_val, fttmr010->base + AST2600_TIMER_CR_CLR); return 0; } |
f5bf0ee4e clocksource/drive... |
171 |
static int fttmr010_timer_shutdown(struct clock_event_device *evt) |
4750535bc clocksource/drive... |
172 |
{ |
e7bad212c clocksource/drive... |
173 174 |
struct fttmr010 *fttmr010 = to_fttmr010(evt); u32 cr; |
ec14ba1ec clocksource/drive... |
175 |
/* Stop */ |
e7bad212c clocksource/drive... |
176 |
cr = readl(fttmr010->base + TIMER_CR); |
ec14ba1ec clocksource/drive... |
177 |
cr &= ~fttmr010->t1_enable_val; |
e7bad212c clocksource/drive... |
178 179 180 181 182 183 184 185 |
writel(cr, fttmr010->base + TIMER_CR); return 0; } static int fttmr010_timer_set_oneshot(struct clock_event_device *evt) { struct fttmr010 *fttmr010 = to_fttmr010(evt); |
4750535bc clocksource/drive... |
186 |
u32 cr; |
ec14ba1ec clocksource/drive... |
187 |
/* Stop */ |
84fb64c28 clocksource/drive... |
188 |
fttmr010->timer_shutdown(evt); |
4750535bc clocksource/drive... |
189 |
|
ec14ba1ec clocksource/drive... |
190 |
/* Setup counter start from 0 or ~0 */ |
e7bad212c clocksource/drive... |
191 |
writel(0, fttmr010->base + TIMER1_COUNT); |
86fe57fc4 clocksource/drive... |
192 |
if (fttmr010->is_aspeed) { |
ec14ba1ec clocksource/drive... |
193 |
writel(~0, fttmr010->base + TIMER1_LOAD); |
86fe57fc4 clocksource/drive... |
194 |
} else { |
ec14ba1ec clocksource/drive... |
195 |
writel(0, fttmr010->base + TIMER1_LOAD); |
4750535bc clocksource/drive... |
196 |
|
86fe57fc4 clocksource/drive... |
197 198 199 200 201 202 |
/* Enable interrupt */ cr = readl(fttmr010->base + TIMER_INTR_MASK); cr &= ~(TIMER_1_INT_OVERFLOW | TIMER_1_INT_MATCH2); cr |= TIMER_1_INT_MATCH1; writel(cr, fttmr010->base + TIMER_INTR_MASK); } |
4750535bc clocksource/drive... |
203 |
|
4750535bc clocksource/drive... |
204 205 |
return 0; } |
f5bf0ee4e clocksource/drive... |
206 |
static int fttmr010_timer_set_periodic(struct clock_event_device *evt) |
4750535bc clocksource/drive... |
207 |
{ |
e7bad212c clocksource/drive... |
208 209 |
struct fttmr010 *fttmr010 = to_fttmr010(evt); u32 period = DIV_ROUND_CLOSEST(fttmr010->tick_rate, HZ); |
4750535bc clocksource/drive... |
210 |
u32 cr; |
ec14ba1ec clocksource/drive... |
211 |
/* Stop */ |
84fb64c28 clocksource/drive... |
212 |
fttmr010->timer_shutdown(evt); |
4750535bc clocksource/drive... |
213 |
|
ec14ba1ec clocksource/drive... |
214 |
/* Setup timer to fire at 1/HZ intervals. */ |
86fe57fc4 clocksource/drive... |
215 |
if (fttmr010->is_aspeed) { |
ec14ba1ec clocksource/drive... |
216 |
writel(period, fttmr010->base + TIMER1_LOAD); |
ec14ba1ec clocksource/drive... |
217 218 219 220 221 222 223 224 225 226 227 |
} else { cr = 0xffffffff - (period - 1); writel(cr, fttmr010->base + TIMER1_COUNT); writel(cr, fttmr010->base + TIMER1_LOAD); /* Enable interrupt on overflow */ cr = readl(fttmr010->base + TIMER_INTR_MASK); cr &= ~(TIMER_1_INT_MATCH1 | TIMER_1_INT_MATCH2); cr |= TIMER_1_INT_OVERFLOW; writel(cr, fttmr010->base + TIMER_INTR_MASK); } |
4750535bc clocksource/drive... |
228 229 |
/* Start the timer */ |
e7bad212c clocksource/drive... |
230 |
cr = readl(fttmr010->base + TIMER_CR); |
ec14ba1ec clocksource/drive... |
231 |
cr |= fttmr010->t1_enable_val; |
e7bad212c clocksource/drive... |
232 |
writel(cr, fttmr010->base + TIMER_CR); |
4750535bc clocksource/drive... |
233 234 235 |
return 0; } |
4750535bc clocksource/drive... |
236 237 238 |
/* * IRQ handler for the timer */ |
f5bf0ee4e clocksource/drive... |
239 |
static irqreturn_t fttmr010_timer_interrupt(int irq, void *dev_id) |
4750535bc clocksource/drive... |
240 |
{ |
e7bad212c clocksource/drive... |
241 |
struct clock_event_device *evt = dev_id; |
4750535bc clocksource/drive... |
242 243 244 245 |
evt->event_handler(evt); return IRQ_HANDLED; } |
5422413ce clocksource/drive... |
246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 |
static irqreturn_t ast2600_timer_interrupt(int irq, void *dev_id) { struct clock_event_device *evt = dev_id; struct fttmr010 *fttmr010 = to_fttmr010(evt); writel(0x1, fttmr010->base + TIMER_INTR_STATE); evt->event_handler(evt); return IRQ_HANDLED; } static int __init fttmr010_common_init(struct device_node *np, bool is_aspeed, int (*timer_shutdown)(struct clock_event_device *), irq_handler_t irq_handler) |
4750535bc clocksource/drive... |
261 |
{ |
e7bad212c clocksource/drive... |
262 |
struct fttmr010 *fttmr010; |
4750535bc clocksource/drive... |
263 |
int irq; |
dd98442e1 clocksource/drive... |
264 265 |
struct clk *clk; int ret; |
ec14ba1ec clocksource/drive... |
266 |
u32 val; |
dd98442e1 clocksource/drive... |
267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 |
/* * These implementations require a clock reference. * FIXME: we currently only support clocking using PCLK * and using EXTCLK is not supported in the driver. */ clk = of_clk_get_by_name(np, "PCLK"); if (IS_ERR(clk)) { pr_err("could not get PCLK "); return PTR_ERR(clk); } ret = clk_prepare_enable(clk); if (ret) { pr_err("failed to enable PCLK "); return ret; } |
4750535bc clocksource/drive... |
285 |
|
e7bad212c clocksource/drive... |
286 287 288 289 290 291 292 293 294 |
fttmr010 = kzalloc(sizeof(*fttmr010), GFP_KERNEL); if (!fttmr010) { ret = -ENOMEM; goto out_disable_clock; } fttmr010->tick_rate = clk_get_rate(clk); fttmr010->base = of_iomap(np, 0); if (!fttmr010->base) { |
1893428bd clocksource/drive... |
295 296 |
pr_err("Can't remap registers "); |
e7bad212c clocksource/drive... |
297 298 |
ret = -ENXIO; goto out_free; |
4750535bc clocksource/drive... |
299 300 301 302 |
} /* IRQ for timer 1 */ irq = irq_of_parse_and_map(np, 0); if (irq <= 0) { |
1893428bd clocksource/drive... |
303 304 |
pr_err("Can't parse IRQ "); |
e7bad212c clocksource/drive... |
305 306 |
ret = -EINVAL; goto out_unmap; |
4750535bc clocksource/drive... |
307 |
} |
4750535bc clocksource/drive... |
308 |
/* |
86fe57fc4 clocksource/drive... |
309 |
* The Aspeed timers move bits around in the control register. |
ec14ba1ec clocksource/drive... |
310 |
*/ |
ef89718ab clocksource/drive... |
311 |
if (is_aspeed) { |
ec14ba1ec clocksource/drive... |
312 313 |
fttmr010->t1_enable_val = TIMER_1_CR_ASPEED_ENABLE | TIMER_1_CR_ASPEED_INT; |
86fe57fc4 clocksource/drive... |
314 |
fttmr010->is_aspeed = true; |
ec14ba1ec clocksource/drive... |
315 316 |
} else { fttmr010->t1_enable_val = TIMER_1_CR_ENABLE | TIMER_1_CR_INT; |
ec14ba1ec clocksource/drive... |
317 |
|
86fe57fc4 clocksource/drive... |
318 319 320 321 322 323 |
/* * Reset the interrupt mask and status */ writel(TIMER_INT_ALL_MASK, fttmr010->base + TIMER_INTR_MASK); writel(0, fttmr010->base + TIMER_INTR_STATE); } |
ec14ba1ec clocksource/drive... |
324 325 326 327 328 |
/* * Enable timer 1 count up, timer 2 count up, except on Aspeed, * where everything just counts down. */ |
ef89718ab clocksource/drive... |
329 |
if (is_aspeed) |
ec14ba1ec clocksource/drive... |
330 331 |
val = TIMER_2_CR_ASPEED_ENABLE; else { |
86fe57fc4 clocksource/drive... |
332 333 |
val = TIMER_2_CR_ENABLE | TIMER_1_CR_UPDOWN | TIMER_2_CR_UPDOWN; |
ec14ba1ec clocksource/drive... |
334 335 |
} writel(val, fttmr010->base + TIMER_CR); |
4750535bc clocksource/drive... |
336 337 338 339 340 |
/* * Setup free-running clocksource timer (interrupts * disabled.) */ |
e7bad212c clocksource/drive... |
341 |
local_fttmr = fttmr010; |
b589da8b2 clocksource/drive... |
342 |
writel(0, fttmr010->base + TIMER2_COUNT); |
b589da8b2 clocksource/drive... |
343 344 |
writel(0, fttmr010->base + TIMER2_MATCH1); writel(0, fttmr010->base + TIMER2_MATCH2); |
ec14ba1ec clocksource/drive... |
345 |
|
86fe57fc4 clocksource/drive... |
346 |
if (fttmr010->is_aspeed) { |
ec14ba1ec clocksource/drive... |
347 348 349 350 351 |
writel(~0, fttmr010->base + TIMER2_LOAD); clocksource_mmio_init(fttmr010->base + TIMER2_COUNT, "FTTMR010-TIMER2", fttmr010->tick_rate, 300, 32, clocksource_mmio_readl_down); |
740e237ad clocksource/drive... |
352 353 |
sched_clock_register(fttmr010_read_sched_clock_down, 32, fttmr010->tick_rate); |
ec14ba1ec clocksource/drive... |
354 355 356 357 358 359 |
} else { writel(0, fttmr010->base + TIMER2_LOAD); clocksource_mmio_init(fttmr010->base + TIMER2_COUNT, "FTTMR010-TIMER2", fttmr010->tick_rate, 300, 32, clocksource_mmio_readl_up); |
740e237ad clocksource/drive... |
360 361 |
sched_clock_register(fttmr010_read_sched_clock_up, 32, fttmr010->tick_rate); |
ec14ba1ec clocksource/drive... |
362 |
} |
4750535bc clocksource/drive... |
363 |
|
5422413ce clocksource/drive... |
364 |
fttmr010->timer_shutdown = timer_shutdown; |
84fb64c28 clocksource/drive... |
365 |
|
4750535bc clocksource/drive... |
366 |
/* |
e7bad212c clocksource/drive... |
367 |
* Setup clockevent timer (interrupt-driven) on timer 1. |
4750535bc clocksource/drive... |
368 |
*/ |
e7bad212c clocksource/drive... |
369 370 371 372 |
writel(0, fttmr010->base + TIMER1_COUNT); writel(0, fttmr010->base + TIMER1_LOAD); writel(0, fttmr010->base + TIMER1_MATCH1); writel(0, fttmr010->base + TIMER1_MATCH2); |
5422413ce clocksource/drive... |
373 |
ret = request_irq(irq, irq_handler, IRQF_TIMER, |
e7bad212c clocksource/drive... |
374 375 376 377 378 379 380 381 382 383 384 385 386 |
"FTTMR010-TIMER1", &fttmr010->clkevt); if (ret) { pr_err("FTTMR010-TIMER1 no IRQ "); goto out_unmap; } fttmr010->clkevt.name = "FTTMR010-TIMER1"; /* Reasonably fast and accurate clock event */ fttmr010->clkevt.rating = 300; fttmr010->clkevt.features = CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT; fttmr010->clkevt.set_next_event = fttmr010_timer_set_next_event; |
84fb64c28 clocksource/drive... |
387 |
fttmr010->clkevt.set_state_shutdown = fttmr010->timer_shutdown; |
e7bad212c clocksource/drive... |
388 389 |
fttmr010->clkevt.set_state_periodic = fttmr010_timer_set_periodic; fttmr010->clkevt.set_state_oneshot = fttmr010_timer_set_oneshot; |
84fb64c28 clocksource/drive... |
390 |
fttmr010->clkevt.tick_resume = fttmr010->timer_shutdown; |
e7bad212c clocksource/drive... |
391 392 393 394 |
fttmr010->clkevt.cpumask = cpumask_of(0); fttmr010->clkevt.irq = irq; clockevents_config_and_register(&fttmr010->clkevt, fttmr010->tick_rate, |
4750535bc clocksource/drive... |
395 |
1, 0xffffffff); |
385c98fcc clocksource/drive... |
396 397 |
#ifdef CONFIG_ARM /* Also use this timer for delays */ |
86fe57fc4 clocksource/drive... |
398 |
if (fttmr010->is_aspeed) |
385c98fcc clocksource/drive... |
399 400 401 402 403 404 405 406 |
fttmr010->delay_timer.read_current_timer = fttmr010_read_current_timer_down; else fttmr010->delay_timer.read_current_timer = fttmr010_read_current_timer_up; fttmr010->delay_timer.freq = fttmr010->tick_rate; register_current_timer_delay(&fttmr010->delay_timer); #endif |
4750535bc clocksource/drive... |
407 |
return 0; |
e7bad212c clocksource/drive... |
408 409 410 411 412 413 414 415 416 |
out_unmap: iounmap(fttmr010->base); out_free: kfree(fttmr010); out_disable_clock: clk_disable_unprepare(clk); return ret; |
4750535bc clocksource/drive... |
417 |
} |
ef89718ab clocksource/drive... |
418 |
|
5422413ce clocksource/drive... |
419 420 421 422 423 424 |
static __init int ast2600_timer_init(struct device_node *np) { return fttmr010_common_init(np, true, ast2600_timer_shutdown, ast2600_timer_interrupt); } |
ef89718ab clocksource/drive... |
425 426 |
static __init int aspeed_timer_init(struct device_node *np) { |
5422413ce clocksource/drive... |
427 428 429 |
return fttmr010_common_init(np, true, fttmr010_timer_shutdown, fttmr010_timer_interrupt); |
ef89718ab clocksource/drive... |
430 431 432 433 |
} static __init int fttmr010_timer_init(struct device_node *np) { |
5422413ce clocksource/drive... |
434 435 436 |
return fttmr010_common_init(np, false, fttmr010_timer_shutdown, fttmr010_timer_interrupt); |
ef89718ab clocksource/drive... |
437 |
} |
172733959 clocksource/drive... |
438 439 440 441 442 |
TIMER_OF_DECLARE(fttmr010, "faraday,fttmr010", fttmr010_timer_init); TIMER_OF_DECLARE(gemini, "cortina,gemini-timer", fttmr010_timer_init); TIMER_OF_DECLARE(moxart, "moxa,moxart-timer", fttmr010_timer_init); TIMER_OF_DECLARE(ast2400, "aspeed,ast2400-timer", aspeed_timer_init); TIMER_OF_DECLARE(ast2500, "aspeed,ast2500-timer", aspeed_timer_init); |
5422413ce clocksource/drive... |
443 |
TIMER_OF_DECLARE(ast2600, "aspeed,ast2600-timer", ast2600_timer_init); |