Blame view
include/linux/omap-gpmc.h
2.73 KB
2874c5fd2 treewide: Replace... |
1 |
/* SPDX-License-Identifier: GPL-2.0-or-later */ |
e639cd5bf ARM: OMAP2+: Prep... |
2 3 |
/* * OMAP GPMC (General Purpose Memory Controller) defines |
e639cd5bf ARM: OMAP2+: Prep... |
4 |
*/ |
58bc67fc3 ARM: OMAP2+: gpmc... |
5 |
#include <linux/platform_data/gpmc-omap.h> |
e639cd5bf ARM: OMAP2+: Prep... |
6 7 |
#define GPMC_CONFIG_WP 0x00000005 |
384258f25 memory: omap-gpmc... |
8 9 10 |
/* IRQ numbers in GPMC IRQ domain for legacy boot use */ #define GPMC_IRQ_FIFOEVENTENABLE 0 #define GPMC_IRQ_COUNT_EVENT 1 |
e639cd5bf ARM: OMAP2+: Prep... |
11 |
|
f47fcad63 memory: omap-gpmc... |
12 13 14 15 16 17 18 19 20 |
/** * gpmc_nand_ops - Interface between NAND and GPMC * @nand_write_buffer_empty: get the NAND write buffer empty status. */ struct gpmc_nand_ops { bool (*nand_writebuffer_empty)(void); }; struct gpmc_nand_regs; |
a758f50f1 mtd: onenand: oma... |
21 22 23 24 25 |
struct gpmc_onenand_info { bool sync_read; bool sync_write; int burst_len; }; |
f47fcad63 memory: omap-gpmc... |
26 27 28 |
#if IS_ENABLED(CONFIG_OMAP_GPMC) struct gpmc_nand_ops *gpmc_omap_get_nand_ops(struct gpmc_nand_regs *regs, int cs); |
a758f50f1 mtd: onenand: oma... |
29 30 31 32 33 34 35 36 37 38 39 40 41 |
/** * gpmc_omap_onenand_set_timings - set optimized sync timings. * @cs: Chip Select Region * @freq: Chip frequency * @latency: Burst latency cycle count * @info: Structure describing parameters used * * Sets optimized timings for the @cs region based on @freq and @latency. * Updates the @info structure based on the GPMC settings. */ int gpmc_omap_onenand_set_timings(struct device *dev, int cs, int freq, int latency, struct gpmc_onenand_info *info); |
f47fcad63 memory: omap-gpmc... |
42 |
#else |
0680b0cab memory: omap-gpmc... |
43 44 |
static inline struct gpmc_nand_ops *gpmc_omap_get_nand_ops(struct gpmc_nand_regs *regs, int cs) |
f47fcad63 memory: omap-gpmc... |
45 46 47 |
{ return NULL; } |
a758f50f1 mtd: onenand: oma... |
48 49 50 51 52 53 54 55 |
static inline int gpmc_omap_onenand_set_timings(struct device *dev, int cs, int freq, int latency, struct gpmc_onenand_info *info) { return -EINVAL; } |
f47fcad63 memory: omap-gpmc... |
56 |
#endif /* CONFIG_OMAP_GPMC */ |
e639cd5bf ARM: OMAP2+: Prep... |
57 58 59 |
extern int gpmc_calc_timings(struct gpmc_timings *gpmc_t, struct gpmc_settings *gpmc_s, struct gpmc_device_timings *dev_t); |
e639cd5bf ARM: OMAP2+: Prep... |
60 |
struct device_node; |
e639cd5bf ARM: OMAP2+: Prep... |
61 62 63 64 65 66 |
extern int gpmc_get_client_irq(unsigned irq_config); extern unsigned int gpmc_ticks_to_ns(unsigned int ticks); extern void gpmc_cs_write_reg(int cs, int idx, u32 val); extern int gpmc_calc_divider(unsigned int sync_clk); |
2e6769013 ARM OMAP2+ GPMC: ... |
67 68 |
extern int gpmc_cs_set_timings(int cs, const struct gpmc_timings *t, const struct gpmc_settings *s); |
e639cd5bf ARM: OMAP2+: Prep... |
69 70 71 72 73 74 75 76 77 78 79 80 81 |
extern int gpmc_cs_program_settings(int cs, struct gpmc_settings *p); extern int gpmc_cs_request(int cs, unsigned long size, unsigned long *base); extern void gpmc_cs_free(int cs); extern int gpmc_configure(int cmd, int wval); extern void gpmc_read_settings_dt(struct device_node *np, struct gpmc_settings *p); extern void omap3_gpmc_save_context(void); extern void omap3_gpmc_restore_context(void); struct gpmc_timings; struct omap_nand_platform_data; struct omap_onenand_platform_data; |
e639cd5bf ARM: OMAP2+: Prep... |
82 |
#if IS_ENABLED(CONFIG_MTD_ONENAND_OMAP2) |
7807e086a ARM: OMAP2+: gpmc... |
83 |
extern int gpmc_onenand_init(struct omap_onenand_platform_data *d); |
e639cd5bf ARM: OMAP2+: Prep... |
84 85 |
#else #define board_onenand_data NULL |
7807e086a ARM: OMAP2+: gpmc... |
86 |
static inline int gpmc_onenand_init(struct omap_onenand_platform_data *d) |
e639cd5bf ARM: OMAP2+: Prep... |
87 |
{ |
7807e086a ARM: OMAP2+: gpmc... |
88 |
return 0; |
e639cd5bf ARM: OMAP2+: Prep... |
89 90 |
} #endif |