Blame view
drivers/mfd/dbx500-prcmu-regs.h
7.36 KB
e3726fcf2 ARM: 6336/1: U850... |
1 |
/* |
e0befb23d ux500: Add prcmu ... |
2 3 |
* Copyright (C) STMicroelectronics 2009 * Copyright (C) ST-Ericsson SA 2010 |
e3726fcf2 ARM: 6336/1: U850... |
4 |
* |
e0befb23d ux500: Add prcmu ... |
5 6 7 8 9 10 |
* Author: Kumar Sanghvi <kumar.sanghvi@stericsson.com> * Author: Sundar Iyer <sundar.iyer@stericsson.com> * * License Terms: GNU General Public License v2 * * PRCM Unit registers |
e3726fcf2 ARM: 6336/1: U850... |
11 |
*/ |
c553b3ca1 mfd: Refactor DB8... |
12 |
|
3df57bcf5 mfd: update DB850... |
13 14 |
#ifndef __DB8500_PRCMU_REGS_H #define __DB8500_PRCMU_REGS_H |
e0befb23d ux500: Add prcmu ... |
15 |
|
e3726fcf2 ARM: 6336/1: U850... |
16 |
#include <mach/hardware.h> |
3df57bcf5 mfd: update DB850... |
17 |
#define BITS(_start, _end) ((BIT(_end) - BIT(_start)) + BIT(_end)) |
c553b3ca1 mfd: Refactor DB8... |
18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 |
#define PRCM_SVACLK_MGT_OFF 0x008 #define PRCM_SIACLK_MGT_OFF 0x00C #define PRCM_SGACLK_MGT_OFF 0x014 #define PRCM_UARTCLK_MGT_OFF 0x018 #define PRCM_MSP02CLK_MGT_OFF 0x01C #define PRCM_I2CCLK_MGT_OFF 0x020 #define PRCM_SDMMCCLK_MGT_OFF 0x024 #define PRCM_SLIMCLK_MGT_OFF 0x028 #define PRCM_PER1CLK_MGT_OFF 0x02C #define PRCM_PER2CLK_MGT_OFF 0x030 #define PRCM_PER3CLK_MGT_OFF 0x034 #define PRCM_PER5CLK_MGT_OFF 0x038 #define PRCM_PER6CLK_MGT_OFF 0x03C #define PRCM_PER7CLK_MGT_OFF 0x040 #define PRCM_PWMCLK_MGT_OFF 0x044 /* for DB5500 */ #define PRCM_IRDACLK_MGT_OFF 0x048 /* for DB5500 */ #define PRCM_IRRCCLK_MGT_OFF 0x04C /* for DB5500 */ #define PRCM_LCDCLK_MGT_OFF 0x044 #define PRCM_BMLCLK_MGT_OFF 0x04C #define PRCM_HSITXCLK_MGT_OFF 0x050 #define PRCM_HSIRXCLK_MGT_OFF 0x054 #define PRCM_HDMICLK_MGT_OFF 0x058 #define PRCM_APEATCLK_MGT_OFF 0x05C #define PRCM_APETRACECLK_MGT_OFF 0x060 #define PRCM_MCDECLK_MGT_OFF 0x064 #define PRCM_IPI2CCLK_MGT_OFF 0x068 #define PRCM_DSIALTCLK_MGT_OFF 0x06C #define PRCM_DMACLK_MGT_OFF 0x074 #define PRCM_B2R2CLK_MGT_OFF 0x078 #define PRCM_TVCLK_MGT_OFF 0x07C #define PRCM_UNIPROCLK_MGT_OFF 0x278 #define PRCM_SSPCLK_MGT_OFF 0x280 #define PRCM_RNGCLK_MGT_OFF 0x284 #define PRCM_UICCCLK_MGT_OFF 0x27C #define PRCM_MSP1CLK_MGT_OFF 0x288 #define PRCM_ARM_PLLDIVPS (_PRCMU_BASE + 0x118) #define PRCM_ARM_PLLDIVPS_ARM_BRM_RATE 0x3f #define PRCM_ARM_PLLDIVPS_MAX_MASK 0xf #define PRCM_PLLARM_LOCKP (_PRCMU_BASE + 0x0a8) #define PRCM_PLLARM_LOCKP_PRCM_PLLARM_LOCKP3 0x2 #define PRCM_ARM_CHGCLKREQ (_PRCMU_BASE + 0x114) #define PRCM_ARM_CHGCLKREQ_PRCM_ARM_CHGCLKREQ 0x1 #define PRCM_PLLARM_ENABLE (_PRCMU_BASE + 0x98) #define PRCM_PLLARM_ENABLE_PRCM_PLLARM_ENABLE 0x1 #define PRCM_PLLARM_ENABLE_PRCM_PLLARM_COUNTON 0x100 #define PRCM_ARMCLKFIX_MGT (_PRCMU_BASE + 0x0) #define PRCM_A9PL_FORCE_CLKEN (_PRCMU_BASE + 0x19C) #define PRCM_A9_RESETN_CLR (_PRCMU_BASE + 0x1f4) #define PRCM_A9_RESETN_SET (_PRCMU_BASE + 0x1f0) #define PRCM_ARM_LS_CLAMP (_PRCMU_BASE + 0x30c) #define PRCM_SRAM_A9 (_PRCMU_BASE + 0x308) #define PRCM_A9PL_FORCE_CLKEN_PRCM_A9PL_FORCE_CLKEN BIT(0) #define PRCM_A9PL_FORCE_CLKEN_PRCM_A9AXI_FORCE_CLKEN BIT(1) |
e3726fcf2 ARM: 6336/1: U850... |
77 78 |
/* ARM WFI Standby signal register */ |
c553b3ca1 mfd: Refactor DB8... |
79 80 81 |
#define PRCM_ARM_WFI_STANDBY (_PRCMU_BASE + 0x130) #define PRCM_IOCR (_PRCMU_BASE + 0x310) #define PRCM_IOCR_IOFORCE 0x1 |
e3726fcf2 ARM: 6336/1: U850... |
82 83 |
/* CPU mailbox registers */ |
c553b3ca1 mfd: Refactor DB8... |
84 85 86 |
#define PRCM_MBOX_CPU_VAL (_PRCMU_BASE + 0x0fc) #define PRCM_MBOX_CPU_SET (_PRCMU_BASE + 0x100) #define PRCM_MBOX_CPU_CLR (_PRCMU_BASE + 0x104) |
e3726fcf2 ARM: 6336/1: U850... |
87 88 |
/* Dual A9 core interrupt management unit registers */ |
c553b3ca1 mfd: Refactor DB8... |
89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 |
#define PRCM_A9_MASK_REQ (_PRCMU_BASE + 0x328) #define PRCM_A9_MASK_REQ_PRCM_A9_MASK_REQ 0x1 #define PRCM_A9_MASK_ACK (_PRCMU_BASE + 0x32c) #define PRCM_ARMITMSK31TO0 (_PRCMU_BASE + 0x11c) #define PRCM_ARMITMSK63TO32 (_PRCMU_BASE + 0x120) #define PRCM_ARMITMSK95TO64 (_PRCMU_BASE + 0x124) #define PRCM_ARMITMSK127TO96 (_PRCMU_BASE + 0x128) #define PRCM_POWER_STATE_VAL (_PRCMU_BASE + 0x25C) #define PRCM_ARMITVAL31TO0 (_PRCMU_BASE + 0x260) #define PRCM_ARMITVAL63TO32 (_PRCMU_BASE + 0x264) #define PRCM_ARMITVAL95TO64 (_PRCMU_BASE + 0x268) #define PRCM_ARMITVAL127TO96 (_PRCMU_BASE + 0x26C) #define PRCM_HOSTACCESS_REQ (_PRCMU_BASE + 0x334) #define PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ 0x1 #define ARM_WAKEUP_MODEM 0x1 #define PRCM_ARM_IT1_CLR (_PRCMU_BASE + 0x48C) #define PRCM_ARM_IT1_VAL (_PRCMU_BASE + 0x494) #define PRCM_HOLD_EVT (_PRCMU_BASE + 0x174) #define PRCM_MOD_AWAKE_STATUS (_PRCMU_BASE + 0x4A0) #define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_COREPD_AWAKE BIT(0) #define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_AAPD_AWAKE BIT(1) #define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_VMODEM_OFF_ISO BIT(2) #define PRCM_ITSTATUS0 (_PRCMU_BASE + 0x148) #define PRCM_ITSTATUS1 (_PRCMU_BASE + 0x150) #define PRCM_ITSTATUS2 (_PRCMU_BASE + 0x158) #define PRCM_ITSTATUS3 (_PRCMU_BASE + 0x160) #define PRCM_ITSTATUS4 (_PRCMU_BASE + 0x168) #define PRCM_ITSTATUS5 (_PRCMU_BASE + 0x484) #define PRCM_ITCLEAR5 (_PRCMU_BASE + 0x488) #define PRCM_ARMIT_MASKXP70_IT (_PRCMU_BASE + 0x1018) |
e3726fcf2 ARM: 6336/1: U850... |
124 125 |
/* System reset register */ |
c553b3ca1 mfd: Refactor DB8... |
126 |
#define PRCM_APE_SOFTRST (_PRCMU_BASE + 0x228) |
e3726fcf2 ARM: 6336/1: U850... |
127 128 |
/* Level shifter and clamp control registers */ |
c553b3ca1 mfd: Refactor DB8... |
129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 |
#define PRCM_MMIP_LS_CLAMP_SET (_PRCMU_BASE + 0x420) #define PRCM_MMIP_LS_CLAMP_CLR (_PRCMU_BASE + 0x424) /* PRCMU clock/PLL/reset registers */ #define PRCM_PLLDSI_FREQ (_PRCMU_BASE + 0x500) #define PRCM_PLLDSI_ENABLE (_PRCMU_BASE + 0x504) #define PRCM_PLLDSI_LOCKP (_PRCMU_BASE + 0x508) #define PRCM_LCDCLK_MGT (_PRCMU_BASE + PRCM_LCDCLK_MGT_OFF) #define PRCM_MCDECLK_MGT (_PRCMU_BASE + PRCM_MCDECLK_MGT_OFF) #define PRCM_HDMICLK_MGT (_PRCMU_BASE + PRCM_HDMICLK_MGT_OFF) #define PRCM_TVCLK_MGT (_PRCMU_BASE + PRCM_TVCLK_MGT_OFF) #define PRCM_DSI_PLLOUT_SEL (_PRCMU_BASE + 0x530) #define PRCM_DSITVCLK_DIV (_PRCMU_BASE + 0x52C) #define PRCM_PLLDSI_LOCKP (_PRCMU_BASE + 0x508) #define PRCM_APE_RESETN_SET (_PRCMU_BASE + 0x1E4) #define PRCM_APE_RESETN_CLR (_PRCMU_BASE + 0x1E8) #define PRCM_CLKOCR (_PRCMU_BASE + 0x1CC) #define PRCM_CLKOCR_CLKOUT0_REF_CLK (1 << 0) #define PRCM_CLKOCR_CLKOUT0_MASK BITS(0, 13) #define PRCM_CLKOCR_CLKOUT1_REF_CLK (1 << 16) #define PRCM_CLKOCR_CLKOUT1_MASK BITS(16, 29) /* ePOD and memory power signal control registers */ #define PRCM_EPOD_C_SET (_PRCMU_BASE + 0x410) #define PRCM_SRAM_LS_SLEEP (_PRCMU_BASE + 0x304) /* Debug power control unit registers */ #define PRCM_POWER_STATE_SET (_PRCMU_BASE + 0x254) /* Miscellaneous unit registers */ #define PRCM_DSI_SW_RESET (_PRCMU_BASE + 0x324) #define PRCM_GPIOCR (_PRCMU_BASE + 0x138) #define PRCM_GPIOCR_DBG_STM_MOD_CMD1 0x800 #define PRCM_GPIOCR_DBG_UARTMOD_CMD0 0x1 |
3df57bcf5 mfd: update DB850... |
164 165 |
/* PRCMU HW semaphore */ |
c553b3ca1 mfd: Refactor DB8... |
166 |
#define PRCM_SEM (_PRCMU_BASE + 0x400) |
3df57bcf5 mfd: update DB850... |
167 |
#define PRCM_SEM_PRCM_SEM BIT(0) |
e3726fcf2 ARM: 6336/1: U850... |
168 |
|
c553b3ca1 mfd: Refactor DB8... |
169 170 171 172 |
#define PRCM_TCR (_PRCMU_BASE + 0x1C8) #define PRCM_TCR_TENSEL_MASK BITS(0, 7) #define PRCM_TCR_STOP_TIMERS BIT(16) #define PRCM_TCR_DOZE_MODE BIT(17) |
3df57bcf5 mfd: update DB850... |
173 174 175 176 177 178 179 180 181 |
#define PRCM_CLKOCR_CLKODIV0_SHIFT 0 #define PRCM_CLKOCR_CLKODIV0_MASK BITS(0, 5) #define PRCM_CLKOCR_CLKOSEL0_SHIFT 6 #define PRCM_CLKOCR_CLKOSEL0_MASK BITS(6, 8) #define PRCM_CLKOCR_CLKODIV1_SHIFT 16 #define PRCM_CLKOCR_CLKODIV1_MASK BITS(16, 21) #define PRCM_CLKOCR_CLKOSEL1_SHIFT 22 #define PRCM_CLKOCR_CLKOSEL1_MASK BITS(22, 24) #define PRCM_CLKOCR_CLK1TYPE BIT(28) |
3df57bcf5 mfd: update DB850... |
182 183 184 |
#define PRCM_CLK_MGT_CLKPLLDIV_MASK BITS(0, 4) #define PRCM_CLK_MGT_CLKPLLSW_MASK BITS(5, 7) #define PRCM_CLK_MGT_CLKEN BIT(8) |
e3726fcf2 ARM: 6336/1: U850... |
185 |
|
c553b3ca1 mfd: Refactor DB8... |
186 187 |
/* GPIOCR register */ #define PRCM_GPIOCR_SPI2_SELECT BIT(23) |
e3726fcf2 ARM: 6336/1: U850... |
188 |
|
c553b3ca1 mfd: Refactor DB8... |
189 190 191 |
#define PRCM_DDR_SUBSYS_APE_MINBW (_PRCMU_BASE + 0x438) #define PRCM_CGATING_BYPASS (_PRCMU_BASE + 0x134) #define PRCM_CGATING_BYPASS_ICN2 BIT(6) |
e3726fcf2 ARM: 6336/1: U850... |
192 193 |
/* Miscellaneous unit registers */ |
c553b3ca1 mfd: Refactor DB8... |
194 195 |
#define PRCM_RESOUTN_SET (_PRCMU_BASE + 0x214) #define PRCM_RESOUTN_CLR (_PRCMU_BASE + 0x218) |
3df57bcf5 mfd: update DB850... |
196 |
|
c553b3ca1 mfd: Refactor DB8... |
197 198 |
/* System reset register */ #define PRCM_APE_SOFTRST (_PRCMU_BASE + 0x228) |
e3726fcf2 ARM: 6336/1: U850... |
199 |
|
3df57bcf5 mfd: update DB850... |
200 |
#endif /* __DB8500_PRCMU_REGS_H */ |