Blame view
include/asm-x86_64/calgary.h
2.4 KB
e465058d5
|
1 2 3 |
/* * Derived from include/asm-powerpc/iommu.h * |
ff297b8c0
|
4 |
* Copyright IBM Corporation, 2006-2007 |
aa0a9f373
|
5 6 7 |
* * Author: Jon Mason <jdmason@us.ibm.com> * Author: Muli Ben-Yehuda <muli@il.ibm.com> |
e465058d5
|
8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 |
* * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA */ #ifndef _ASM_X86_64_CALGARY_H #define _ASM_X86_64_CALGARY_H |
e465058d5
|
26 27 28 |
#include <linux/spinlock.h> #include <linux/device.h> #include <linux/dma-mapping.h> |
e8edc6e03
|
29 |
#include <linux/timer.h> |
e465058d5
|
30 31 32 |
#include <asm/types.h> struct iommu_table { |
ff297b8c0
|
33 |
struct cal_chipset_ops *chip_ops; /* chipset specific funcs */ |
e465058d5
|
34 35 36 |
unsigned long it_base; /* mapped address of tce table */ unsigned long it_hint; /* Hint for next alloc */ unsigned long *it_map; /* A simple allocation bitmap for now */ |
5f4a7a938
|
37 38 39 |
void __iomem *bbar; /* Bridge BAR */ u64 tar_val; /* Table Address Register */ struct timer_list watchdog_timer; |
e465058d5
|
40 41 42 |
spinlock_t it_lock; /* Protects it_map */ unsigned int it_size; /* Size of iommu table in entries */ unsigned char it_busno; /* Bus number this table belongs to */ |
e465058d5
|
43 |
}; |
ff297b8c0
|
44 45 46 |
struct cal_chipset_ops { void (*handle_quirks)(struct iommu_table *tbl, struct pci_dev *dev); void (*tce_cache_blast)(struct iommu_table *tbl); |
8cb32dc74
|
47 |
void (*dump_error_regs)(struct iommu_table *tbl); |
ff297b8c0
|
48 |
}; |
e465058d5
|
49 50 51 52 53 54 55 56 57 |
#define TCE_TABLE_SIZE_UNSPECIFIED ~0 #define TCE_TABLE_SIZE_64K 0 #define TCE_TABLE_SIZE_128K 1 #define TCE_TABLE_SIZE_256K 2 #define TCE_TABLE_SIZE_512K 3 #define TCE_TABLE_SIZE_1M 4 #define TCE_TABLE_SIZE_2M 5 #define TCE_TABLE_SIZE_4M 6 #define TCE_TABLE_SIZE_8M 7 |
bff6547bb
|
58 |
extern int use_calgary; |
e465058d5
|
59 60 61 62 63 64 65 |
#ifdef CONFIG_CALGARY_IOMMU extern int calgary_iommu_init(void); extern void detect_calgary(void); #else static inline int calgary_iommu_init(void) { return 1; } static inline void detect_calgary(void) { return; } #endif |
e465058d5
|
66 |
#endif /* _ASM_X86_64_CALGARY_H */ |