Blame view
drivers/video/ffb.c
24.1 KB
1da177e4c
|
1 2 |
/* ffb.c: Creator/Elite3D frame buffer driver * |
50312ce9d
|
3 |
* Copyright (C) 2003, 2006 David S. Miller (davem@davemloft.net) |
1da177e4c
|
4 5 6 7 8 9 10 11 12 |
* Copyright (C) 1997,1998,1999 Jakub Jelinek (jj@ultra.linux.cz) * * Driver layout based loosely on tgafb.c, see that file for credits. */ #include <linux/module.h> #include <linux/kernel.h> #include <linux/errno.h> #include <linux/string.h> |
1da177e4c
|
13 14 15 16 17 |
#include <linux/delay.h> #include <linux/init.h> #include <linux/fb.h> #include <linux/mm.h> #include <linux/timer.h> |
6cd5a86b5
|
18 |
#include <linux/of_device.h> |
1da177e4c
|
19 20 21 |
#include <asm/io.h> #include <asm/upa.h> |
1da177e4c
|
22 23 24 25 26 27 28 29 30 31 32 |
#include <asm/fbio.h> #include "sbuslib.h" /* * Local functions. */ static int ffb_setcolreg(unsigned, unsigned, unsigned, unsigned, unsigned, struct fb_info *); static int ffb_blank(int, struct fb_info *); |
1da177e4c
|
33 34 35 36 37 |
static void ffb_imageblit(struct fb_info *, const struct fb_image *); static void ffb_fillrect(struct fb_info *, const struct fb_fillrect *); static void ffb_copyarea(struct fb_info *, const struct fb_copyarea *); static int ffb_sync(struct fb_info *); |
216d526c8
|
38 |
static int ffb_mmap(struct fb_info *, struct vm_area_struct *); |
67a6680d6
|
39 |
static int ffb_ioctl(struct fb_info *, unsigned int, unsigned long); |
1da177e4c
|
40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 |
static int ffb_pan_display(struct fb_var_screeninfo *, struct fb_info *); /* * Frame buffer operations */ static struct fb_ops ffb_ops = { .owner = THIS_MODULE, .fb_setcolreg = ffb_setcolreg, .fb_blank = ffb_blank, .fb_pan_display = ffb_pan_display, .fb_fillrect = ffb_fillrect, .fb_copyarea = ffb_copyarea, .fb_imageblit = ffb_imageblit, .fb_sync = ffb_sync, .fb_mmap = ffb_mmap, .fb_ioctl = ffb_ioctl, |
9ffb83bcc
|
57 58 59 |
#ifdef CONFIG_COMPAT .fb_compat_ioctl = sbusfb_compat_ioctl, #endif |
1da177e4c
|
60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 |
}; /* Register layout and definitions */ #define FFB_SFB8R_VOFF 0x00000000 #define FFB_SFB8G_VOFF 0x00400000 #define FFB_SFB8B_VOFF 0x00800000 #define FFB_SFB8X_VOFF 0x00c00000 #define FFB_SFB32_VOFF 0x01000000 #define FFB_SFB64_VOFF 0x02000000 #define FFB_FBC_REGS_VOFF 0x04000000 #define FFB_BM_FBC_REGS_VOFF 0x04002000 #define FFB_DFB8R_VOFF 0x04004000 #define FFB_DFB8G_VOFF 0x04404000 #define FFB_DFB8B_VOFF 0x04804000 #define FFB_DFB8X_VOFF 0x04c04000 #define FFB_DFB24_VOFF 0x05004000 #define FFB_DFB32_VOFF 0x06004000 #define FFB_DFB422A_VOFF 0x07004000 /* DFB 422 mode write to A */ #define FFB_DFB422AD_VOFF 0x07804000 /* DFB 422 mode with line doubling */ #define FFB_DFB24B_VOFF 0x08004000 /* DFB 24bit mode write to B */ #define FFB_DFB422B_VOFF 0x09004000 /* DFB 422 mode write to B */ #define FFB_DFB422BD_VOFF 0x09804000 /* DFB 422 mode with line doubling */ #define FFB_SFB16Z_VOFF 0x0a004000 /* 16bit mode Z planes */ #define FFB_SFB8Z_VOFF 0x0a404000 /* 8bit mode Z planes */ #define FFB_SFB422_VOFF 0x0ac04000 /* SFB 422 mode write to A/B */ #define FFB_SFB422D_VOFF 0x0b404000 /* SFB 422 mode with line doubling */ #define FFB_FBC_KREGS_VOFF 0x0bc04000 #define FFB_DAC_VOFF 0x0bc06000 #define FFB_PROM_VOFF 0x0bc08000 #define FFB_EXP_VOFF 0x0bc18000 #define FFB_SFB8R_POFF 0x04000000UL #define FFB_SFB8G_POFF 0x04400000UL #define FFB_SFB8B_POFF 0x04800000UL #define FFB_SFB8X_POFF 0x04c00000UL #define FFB_SFB32_POFF 0x05000000UL #define FFB_SFB64_POFF 0x06000000UL #define FFB_FBC_REGS_POFF 0x00600000UL #define FFB_BM_FBC_REGS_POFF 0x00600000UL #define FFB_DFB8R_POFF 0x01000000UL #define FFB_DFB8G_POFF 0x01400000UL #define FFB_DFB8B_POFF 0x01800000UL #define FFB_DFB8X_POFF 0x01c00000UL #define FFB_DFB24_POFF 0x02000000UL #define FFB_DFB32_POFF 0x03000000UL #define FFB_FBC_KREGS_POFF 0x00610000UL #define FFB_DAC_POFF 0x00400000UL #define FFB_PROM_POFF 0x00000000UL #define FFB_EXP_POFF 0x00200000UL #define FFB_DFB422A_POFF 0x09000000UL #define FFB_DFB422AD_POFF 0x09800000UL #define FFB_DFB24B_POFF 0x0a000000UL #define FFB_DFB422B_POFF 0x0b000000UL #define FFB_DFB422BD_POFF 0x0b800000UL #define FFB_SFB16Z_POFF 0x0c800000UL #define FFB_SFB8Z_POFF 0x0c000000UL #define FFB_SFB422_POFF 0x0d000000UL #define FFB_SFB422D_POFF 0x0d800000UL /* Draw operations */ #define FFB_DRAWOP_DOT 0x00 #define FFB_DRAWOP_AADOT 0x01 #define FFB_DRAWOP_BRLINECAP 0x02 #define FFB_DRAWOP_BRLINEOPEN 0x03 #define FFB_DRAWOP_DDLINE 0x04 #define FFB_DRAWOP_AALINE 0x05 #define FFB_DRAWOP_TRIANGLE 0x06 #define FFB_DRAWOP_POLYGON 0x07 #define FFB_DRAWOP_RECTANGLE 0x08 #define FFB_DRAWOP_FASTFILL 0x09 #define FFB_DRAWOP_BCOPY 0x0a #define FFB_DRAWOP_VSCROLL 0x0b /* Pixel processor control */ /* Force WID */ #define FFB_PPC_FW_DISABLE 0x800000 #define FFB_PPC_FW_ENABLE 0xc00000 /* Auxiliary clip */ #define FFB_PPC_ACE_DISABLE 0x040000 #define FFB_PPC_ACE_AUX_SUB 0x080000 #define FFB_PPC_ACE_AUX_ADD 0x0c0000 /* Depth cue */ #define FFB_PPC_DCE_DISABLE 0x020000 #define FFB_PPC_DCE_ENABLE 0x030000 /* Alpha blend */ #define FFB_PPC_ABE_DISABLE 0x008000 #define FFB_PPC_ABE_ENABLE 0x00c000 /* View clip */ #define FFB_PPC_VCE_DISABLE 0x001000 #define FFB_PPC_VCE_2D 0x002000 #define FFB_PPC_VCE_3D 0x003000 /* Area pattern */ #define FFB_PPC_APE_DISABLE 0x000800 #define FFB_PPC_APE_ENABLE 0x000c00 /* Transparent background */ #define FFB_PPC_TBE_OPAQUE 0x000200 #define FFB_PPC_TBE_TRANSPARENT 0x000300 /* Z source */ #define FFB_PPC_ZS_VAR 0x000080 #define FFB_PPC_ZS_CONST 0x0000c0 /* Y source */ #define FFB_PPC_YS_VAR 0x000020 #define FFB_PPC_YS_CONST 0x000030 /* X source */ #define FFB_PPC_XS_WID 0x000004 #define FFB_PPC_XS_VAR 0x000008 #define FFB_PPC_XS_CONST 0x00000c /* Color (BGR) source */ #define FFB_PPC_CS_VAR 0x000002 #define FFB_PPC_CS_CONST 0x000003 |
f9c97e5d7
|
170 171 172 173 174 175 176 177 178 179 180 |
#define FFB_ROP_NEW 0x83 #define FFB_ROP_OLD 0x85 #define FFB_ROP_NEW_XOR_OLD 0x86 #define FFB_UCSR_FIFO_MASK 0x00000fff #define FFB_UCSR_FB_BUSY 0x01000000 #define FFB_UCSR_RP_BUSY 0x02000000 #define FFB_UCSR_ALL_BUSY (FFB_UCSR_RP_BUSY|FFB_UCSR_FB_BUSY) #define FFB_UCSR_READ_ERR 0x40000000 #define FFB_UCSR_FIFO_OVFL 0x80000000 #define FFB_UCSR_ALL_ERRORS (FFB_UCSR_READ_ERR|FFB_UCSR_FIFO_OVFL) |
1da177e4c
|
181 182 183 |
struct ffb_fbc { /* Next vertex registers */ |
50312ce9d
|
184 185 186 187 188 189 190 191 192 193 194 195 |
u32 xxx1[3]; u32 alpha; u32 red; u32 green; u32 blue; u32 depth; u32 y; u32 x; u32 xxx2[2]; u32 ryf; u32 rxf; u32 xxx3[2]; |
f9c97e5d7
|
196 |
|
50312ce9d
|
197 198 199 200 201 202 203 204 205 206 207 208 209 |
u32 dmyf; u32 dmxf; u32 xxx4[2]; u32 ebyi; u32 ebxi; u32 xxx5[2]; u32 by; u32 bx; u32 dy; u32 dx; u32 bh; u32 bw; u32 xxx6[2]; |
f9c97e5d7
|
210 |
|
50312ce9d
|
211 |
u32 xxx7[32]; |
f9c97e5d7
|
212 |
|
1da177e4c
|
213 |
/* Setup unit vertex state register */ |
50312ce9d
|
214 215 |
u32 suvtx; u32 xxx8[63]; |
f9c97e5d7
|
216 |
|
1da177e4c
|
217 |
/* Control registers */ |
50312ce9d
|
218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 |
u32 ppc; u32 wid; u32 fg; u32 bg; u32 consty; u32 constz; u32 xclip; u32 dcss; u32 vclipmin; u32 vclipmax; u32 vclipzmin; u32 vclipzmax; u32 dcsf; u32 dcsb; u32 dczf; u32 dczb; |
f9c97e5d7
|
234 |
|
50312ce9d
|
235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 |
u32 xxx9; u32 blendc; u32 blendc1; u32 blendc2; u32 fbramitc; u32 fbc; u32 rop; u32 cmp; u32 matchab; u32 matchc; u32 magnab; u32 magnc; u32 fbcfg0; u32 fbcfg1; u32 fbcfg2; u32 fbcfg3; |
f9c97e5d7
|
251 |
|
50312ce9d
|
252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 |
u32 ppcfg; u32 pick; u32 fillmode; u32 fbramwac; u32 pmask; u32 xpmask; u32 ypmask; u32 zpmask; u32 clip0min; u32 clip0max; u32 clip1min; u32 clip1max; u32 clip2min; u32 clip2max; u32 clip3min; u32 clip3max; |
f9c97e5d7
|
268 |
|
1da177e4c
|
269 |
/* New 3dRAM III support regs */ |
50312ce9d
|
270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 |
u32 rawblend2; u32 rawpreblend; u32 rawstencil; u32 rawstencilctl; u32 threedram1; u32 threedram2; u32 passin; u32 rawclrdepth; u32 rawpmask; u32 rawcsrc; u32 rawmatch; u32 rawmagn; u32 rawropblend; u32 rawcmp; u32 rawwac; u32 fbramid; |
f9c97e5d7
|
286 |
|
50312ce9d
|
287 288 289 290 291 292 293 294 295 296 297 298 299 |
u32 drawop; u32 xxx10[2]; u32 fontlpat; u32 xxx11; u32 fontxy; u32 fontw; u32 fontinc; u32 font; u32 xxx12[3]; u32 blend2; u32 preblend; u32 stencil; u32 stencilctl; |
f9c97e5d7
|
300 |
u32 xxx13[4]; |
50312ce9d
|
301 302 303 304 305 306 307 308 309 310 311 312 |
u32 dcss1; u32 dcss2; u32 dcss3; u32 widpmask; u32 dcs2; u32 dcs3; u32 dcs4; u32 xxx14; u32 dcd2; u32 dcd3; u32 dcd4; u32 xxx15; |
f9c97e5d7
|
313 |
|
50312ce9d
|
314 |
u32 pattern[32]; |
f9c97e5d7
|
315 |
|
50312ce9d
|
316 |
u32 xxx16[256]; |
f9c97e5d7
|
317 |
|
50312ce9d
|
318 319 |
u32 devid; u32 xxx17[63]; |
f9c97e5d7
|
320 |
|
50312ce9d
|
321 322 |
u32 ucsr; u32 xxx18[31]; |
f9c97e5d7
|
323 |
|
50312ce9d
|
324 |
u32 mer; |
1da177e4c
|
325 326 327 |
}; struct ffb_dac { |
50312ce9d
|
328 329 330 331 |
u32 type; u32 value; u32 type2; u32 value2; |
1da177e4c
|
332 |
}; |
f9c97e5d7
|
333 334 335 336 337 338 339 340 341 342 |
#define FFB_DAC_UCTRL 0x1001 /* User Control */ #define FFB_DAC_UCTRL_MANREV 0x00000f00 /* 4-bit Manufacturing Revision */ #define FFB_DAC_UCTRL_MANREV_SHIFT 8 #define FFB_DAC_TGEN 0x6000 /* Timing Generator */ #define FFB_DAC_TGEN_VIDE 0x00000001 /* Video Enable */ #define FFB_DAC_DID 0x8000 /* Device Identification */ #define FFB_DAC_DID_PNUM 0x0ffff000 /* Device Part Number */ #define FFB_DAC_DID_PNUM_SHIFT 12 #define FFB_DAC_DID_REV 0xf0000000 /* Device Revision */ #define FFB_DAC_DID_REV_SHIFT 28 |
37db9a348
|
343 344 |
#define FFB_DAC_CUR_CTRL 0x100 |
f9c97e5d7
|
345 346 |
#define FFB_DAC_CUR_CTRL_P0 0x00000001 #define FFB_DAC_CUR_CTRL_P1 0x00000002 |
37db9a348
|
347 |
|
1da177e4c
|
348 349 |
struct ffb_par { spinlock_t lock; |
50312ce9d
|
350 351 |
struct ffb_fbc __iomem *fbc; struct ffb_dac __iomem *dac; |
1da177e4c
|
352 353 |
u32 flags; |
37db9a348
|
354 355 356 |
#define FFB_FLAG_AFB 0x00000001 /* AFB m3 or m6 */ #define FFB_FLAG_BLANKED 0x00000002 /* screen is blanked */ #define FFB_FLAG_INVCURSOR 0x00000004 /* DAC has inverted cursor logic */ |
1da177e4c
|
357 358 359 360 361 362 363 364 365 |
u32 fg_cache __attribute__((aligned (8))); u32 bg_cache; u32 rop_cache; int fifo_cache; unsigned long physbase; unsigned long fbsize; |
1da177e4c
|
366 |
int board_type; |
c7f439b99
|
367 368 |
u32 pseudo_palette[16]; |
1da177e4c
|
369 370 371 372 |
}; static void FFBFifo(struct ffb_par *par, int n) { |
50312ce9d
|
373 |
struct ffb_fbc __iomem *fbc; |
1da177e4c
|
374 375 376 377 |
int cache = par->fifo_cache; if (cache - n < 0) { fbc = par->fbc; |
f9c97e5d7
|
378 379 380 |
do { cache = (upa_readl(&fbc->ucsr) & FFB_UCSR_FIFO_MASK); cache -= 8; |
1da177e4c
|
381 382 383 384 385 386 387 |
} while (cache - n < 0); } par->fifo_cache = cache - n; } static void FFBWait(struct ffb_par *par) { |
50312ce9d
|
388 |
struct ffb_fbc __iomem *fbc; |
1da177e4c
|
389 390 391 392 393 394 395 396 397 398 |
int limit = 10000; fbc = par->fbc; do { if ((upa_readl(&fbc->ucsr) & FFB_UCSR_ALL_BUSY) == 0) break; if ((upa_readl(&fbc->ucsr) & FFB_UCSR_ALL_ERRORS) != 0) { upa_writel(FFB_UCSR_ALL_ERRORS, &fbc->ucsr); } udelay(10); |
f9c97e5d7
|
399 |
} while (--limit > 0); |
1da177e4c
|
400 401 402 403 |
} static int ffb_sync(struct fb_info *p) { |
f9c97e5d7
|
404 |
struct ffb_par *par = (struct ffb_par *)p->par; |
1da177e4c
|
405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 |
FFBWait(par); return 0; } static __inline__ void ffb_rop(struct ffb_par *par, u32 rop) { if (par->rop_cache != rop) { FFBFifo(par, 1); upa_writel(rop, &par->fbc->rop); par->rop_cache = rop; } } static void ffb_switch_from_graph(struct ffb_par *par) { |
50312ce9d
|
421 422 |
struct ffb_fbc __iomem *fbc = par->fbc; struct ffb_dac __iomem *dac = par->dac; |
1da177e4c
|
423 424 425 426 427 428 |
unsigned long flags; spin_lock_irqsave(&par->lock, flags); FFBWait(par); par->fifo_cache = 0; FFBFifo(par, 7); |
f9c97e5d7
|
429 430 |
upa_writel(FFB_PPC_VCE_DISABLE | FFB_PPC_TBE_OPAQUE | FFB_PPC_APE_DISABLE | FFB_PPC_CS_CONST, |
1da177e4c
|
431 432 433 434 435 436 437 438 439 440 |
&fbc->ppc); upa_writel(0x2000707f, &fbc->fbc); upa_writel(par->rop_cache, &fbc->rop); upa_writel(0xffffffff, &fbc->pmask); upa_writel((1 << 16) | (0 << 0), &fbc->fontinc); upa_writel(par->fg_cache, &fbc->fg); upa_writel(par->bg_cache, &fbc->bg); FFBWait(par); /* Disable cursor. */ |
37db9a348
|
441 442 |
upa_writel(FFB_DAC_CUR_CTRL, &dac->type2); if (par->flags & FFB_FLAG_INVCURSOR) |
1da177e4c
|
443 444 |
upa_writel(0, &dac->value2); else |
37db9a348
|
445 446 |
upa_writel((FFB_DAC_CUR_CTRL_P0 | FFB_DAC_CUR_CTRL_P1), &dac->value2); |
1da177e4c
|
447 448 449 450 451 452 |
spin_unlock_irqrestore(&par->lock, flags); } static int ffb_pan_display(struct fb_var_screeninfo *var, struct fb_info *info) { |
f9c97e5d7
|
453 |
struct ffb_par *par = (struct ffb_par *)info->par; |
1da177e4c
|
454 455 456 457 458 459 460 461 462 463 464 465 |
/* We just use this to catch switches out of * graphics mode. */ ffb_switch_from_graph(par); if (var->xoffset || var->yoffset || var->vmode) return -EINVAL; return 0; } /** |
f9c97e5d7
|
466 |
* ffb_fillrect - Draws a rectangle on the screen. |
1da177e4c
|
467 |
* |
f9c97e5d7
|
468 469 |
* @info: frame buffer structure that represents a single frame buffer * @rect: structure defining the rectagle and operation. |
1da177e4c
|
470 471 472 |
*/ static void ffb_fillrect(struct fb_info *info, const struct fb_fillrect *rect) { |
f9c97e5d7
|
473 |
struct ffb_par *par = (struct ffb_par *)info->par; |
50312ce9d
|
474 |
struct ffb_fbc __iomem *fbc = par->fbc; |
1da177e4c
|
475 476 |
unsigned long flags; u32 fg; |
232443e2c
|
477 |
BUG_ON(rect->rop != ROP_COPY && rect->rop != ROP_XOR); |
1da177e4c
|
478 479 480 481 482 483 484 485 486 487 |
fg = ((u32 *)info->pseudo_palette)[rect->color]; spin_lock_irqsave(&par->lock, flags); if (fg != par->fg_cache) { FFBFifo(par, 1); upa_writel(fg, &fbc->fg); par->fg_cache = fg; } |
f9c97e5d7
|
488 489 490 |
ffb_rop(par, rect->rop == ROP_COPY ? FFB_ROP_NEW : FFB_ROP_NEW_XOR_OLD); |
1da177e4c
|
491 492 493 494 495 496 497 498 499 500 501 502 |
FFBFifo(par, 5); upa_writel(FFB_DRAWOP_RECTANGLE, &fbc->drawop); upa_writel(rect->dy, &fbc->by); upa_writel(rect->dx, &fbc->bx); upa_writel(rect->height, &fbc->bh); upa_writel(rect->width, &fbc->bw); spin_unlock_irqrestore(&par->lock, flags); } /** |
f9c97e5d7
|
503 |
* ffb_copyarea - Copies on area of the screen to another area. |
1da177e4c
|
504 |
* |
f9c97e5d7
|
505 506 |
* @info: frame buffer structure that represents a single frame buffer * @area: structure defining the source and destination. |
1da177e4c
|
507 |
*/ |
f9c97e5d7
|
508 |
static void ffb_copyarea(struct fb_info *info, const struct fb_copyarea *area) |
1da177e4c
|
509 |
{ |
f9c97e5d7
|
510 |
struct ffb_par *par = (struct ffb_par *)info->par; |
50312ce9d
|
511 |
struct ffb_fbc __iomem *fbc = par->fbc; |
1da177e4c
|
512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 |
unsigned long flags; if (area->dx != area->sx || area->dy == area->sy) { cfb_copyarea(info, area); return; } spin_lock_irqsave(&par->lock, flags); ffb_rop(par, FFB_ROP_OLD); FFBFifo(par, 7); upa_writel(FFB_DRAWOP_VSCROLL, &fbc->drawop); upa_writel(area->sy, &fbc->by); upa_writel(area->sx, &fbc->bx); upa_writel(area->dy, &fbc->dy); upa_writel(area->dx, &fbc->dx); upa_writel(area->height, &fbc->bh); upa_writel(area->width, &fbc->bw); spin_unlock_irqrestore(&par->lock, flags); } /** |
f9c97e5d7
|
537 |
* ffb_imageblit - Copies a image from system memory to the screen. |
1da177e4c
|
538 |
* |
f9c97e5d7
|
539 540 |
* @info: frame buffer structure that represents a single frame buffer * @image: structure defining the image. |
1da177e4c
|
541 542 543 |
*/ static void ffb_imageblit(struct fb_info *info, const struct fb_image *image) { |
f9c97e5d7
|
544 |
struct ffb_par *par = (struct ffb_par *)info->par; |
50312ce9d
|
545 |
struct ffb_fbc __iomem *fbc = par->fbc; |
1da177e4c
|
546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 |
const u8 *data = image->data; unsigned long flags; u32 fg, bg, xy; u64 fgbg; int i, width, stride; if (image->depth > 1) { cfb_imageblit(info, image); return; } fg = ((u32 *)info->pseudo_palette)[image->fg_color]; bg = ((u32 *)info->pseudo_palette)[image->bg_color]; fgbg = ((u64) fg << 32) | (u64) bg; xy = (image->dy << 16) | image->dx; width = image->width; stride = ((width + 7) >> 3); spin_lock_irqsave(&par->lock, flags); if (fgbg != *(u64 *)&par->fg_cache) { FFBFifo(par, 2); upa_writeq(fgbg, &fbc->fg); *(u64 *)&par->fg_cache = fgbg; } if (width >= 32) { FFBFifo(par, 1); upa_writel(32, &fbc->fontw); } while (width >= 32) { const u8 *next_data = data + 4; FFBFifo(par, 1); upa_writel(xy, &fbc->fontxy); xy += (32 << 0); for (i = 0; i < image->height; i++) { u32 val = (((u32)data[0] << 24) | ((u32)data[1] << 16) | ((u32)data[2] << 8) | ((u32)data[3] << 0)); FFBFifo(par, 1); upa_writel(val, &fbc->font); data += stride; } data = next_data; width -= 32; } if (width) { FFBFifo(par, 2); upa_writel(width, &fbc->fontw); upa_writel(xy, &fbc->fontxy); for (i = 0; i < image->height; i++) { u32 val = (((u32)data[0] << 24) | ((u32)data[1] << 16) | ((u32)data[2] << 8) | ((u32)data[3] << 0)); FFBFifo(par, 1); upa_writel(val, &fbc->font); data += stride; } } spin_unlock_irqrestore(&par->lock, flags); } static void ffb_fixup_var_rgb(struct fb_var_screeninfo *var) { var->red.offset = 0; var->red.length = 8; var->green.offset = 8; var->green.length = 8; var->blue.offset = 16; var->blue.length = 8; var->transp.offset = 0; var->transp.length = 0; } /** |
f9c97e5d7
|
632 633 634 635 636 637 638 639 |
* ffb_setcolreg - Sets a color register. * * @regno: boolean, 0 copy local, 1 get_user() function * @red: frame buffer colormap structure * @green: The green value which can be up to 16 bits wide * @blue: The blue value which can be up to 16 bits wide. * @transp: If supported the alpha value which can be up to 16 bits wide. * @info: frame buffer info structure |
1da177e4c
|
640 641 642 643 644 645 |
*/ static int ffb_setcolreg(unsigned regno, unsigned red, unsigned green, unsigned blue, unsigned transp, struct fb_info *info) { u32 value; |
d2fa9e05e
|
646 |
if (regno >= 16) |
1da177e4c
|
647 648 649 650 651 652 653 654 655 656 657 658 659 |
return 1; red >>= 8; green >>= 8; blue >>= 8; value = (blue << 16) | (green << 8) | red; ((u32 *)info->pseudo_palette)[regno] = value; return 0; } /** |
f9c97e5d7
|
660 661 662 |
* ffb_blank - Optional function. Blanks the display. * @blank_mode: the blank mode we want. * @info: frame buffer structure that represents a single frame buffer |
1da177e4c
|
663 |
*/ |
f9c97e5d7
|
664 |
static int ffb_blank(int blank, struct fb_info *info) |
1da177e4c
|
665 |
{ |
f9c97e5d7
|
666 |
struct ffb_par *par = (struct ffb_par *)info->par; |
50312ce9d
|
667 |
struct ffb_dac __iomem *dac = par->dac; |
1da177e4c
|
668 |
unsigned long flags; |
37db9a348
|
669 670 |
u32 val; int i; |
1da177e4c
|
671 672 673 674 |
spin_lock_irqsave(&par->lock, flags); FFBWait(par); |
37db9a348
|
675 676 |
upa_writel(FFB_DAC_TGEN, &dac->type); val = upa_readl(&dac->value); |
1da177e4c
|
677 678 |
switch (blank) { case FB_BLANK_UNBLANK: /* Unblanking */ |
37db9a348
|
679 |
val |= FFB_DAC_TGEN_VIDE; |
1da177e4c
|
680 681 682 683 684 685 686 |
par->flags &= ~FFB_FLAG_BLANKED; break; case FB_BLANK_NORMAL: /* Normal blanking */ case FB_BLANK_VSYNC_SUSPEND: /* VESA blank (vsync off) */ case FB_BLANK_HSYNC_SUSPEND: /* VESA blank (hsync off) */ case FB_BLANK_POWERDOWN: /* Poweroff */ |
37db9a348
|
687 |
val &= ~FFB_DAC_TGEN_VIDE; |
1da177e4c
|
688 689 690 |
par->flags |= FFB_FLAG_BLANKED; break; } |
37db9a348
|
691 692 693 694 695 696 |
upa_writel(FFB_DAC_TGEN, &dac->type); upa_writel(val, &dac->value); for (i = 0; i < 10; i++) { upa_writel(FFB_DAC_TGEN, &dac->type); upa_readl(&dac->value); } |
1da177e4c
|
697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 |
spin_unlock_irqrestore(&par->lock, flags); return 0; } static struct sbus_mmap_map ffb_mmap_map[] = { { .voff = FFB_SFB8R_VOFF, .poff = FFB_SFB8R_POFF, .size = 0x0400000 }, { .voff = FFB_SFB8G_VOFF, .poff = FFB_SFB8G_POFF, .size = 0x0400000 }, { .voff = FFB_SFB8B_VOFF, .poff = FFB_SFB8B_POFF, .size = 0x0400000 }, { .voff = FFB_SFB8X_VOFF, .poff = FFB_SFB8X_POFF, .size = 0x0400000 }, { .voff = FFB_SFB32_VOFF, .poff = FFB_SFB32_POFF, .size = 0x1000000 }, { .voff = FFB_SFB64_VOFF, .poff = FFB_SFB64_POFF, .size = 0x2000000 }, { .voff = FFB_FBC_REGS_VOFF, .poff = FFB_FBC_REGS_POFF, .size = 0x0002000 }, { .voff = FFB_BM_FBC_REGS_VOFF, .poff = FFB_BM_FBC_REGS_POFF, .size = 0x0002000 }, { .voff = FFB_DFB8R_VOFF, .poff = FFB_DFB8R_POFF, .size = 0x0400000 }, { .voff = FFB_DFB8G_VOFF, .poff = FFB_DFB8G_POFF, .size = 0x0400000 }, { .voff = FFB_DFB8B_VOFF, .poff = FFB_DFB8B_POFF, .size = 0x0400000 }, { .voff = FFB_DFB8X_VOFF, .poff = FFB_DFB8X_POFF, .size = 0x0400000 }, { .voff = FFB_DFB24_VOFF, .poff = FFB_DFB24_POFF, .size = 0x1000000 }, { .voff = FFB_DFB32_VOFF, .poff = FFB_DFB32_POFF, .size = 0x1000000 }, { .voff = FFB_FBC_KREGS_VOFF, .poff = FFB_FBC_KREGS_POFF, .size = 0x0002000 }, { .voff = FFB_DAC_VOFF, .poff = FFB_DAC_POFF, .size = 0x0002000 }, { .voff = FFB_PROM_VOFF, .poff = FFB_PROM_POFF, .size = 0x0010000 }, { .voff = FFB_EXP_VOFF, .poff = FFB_EXP_POFF, .size = 0x0002000 }, { .voff = FFB_DFB422A_VOFF, .poff = FFB_DFB422A_POFF, .size = 0x0800000 }, { .voff = FFB_DFB422AD_VOFF, .poff = FFB_DFB422AD_POFF, .size = 0x0800000 }, { .voff = FFB_DFB24B_VOFF, .poff = FFB_DFB24B_POFF, .size = 0x1000000 }, { .voff = FFB_DFB422B_VOFF, .poff = FFB_DFB422B_POFF, .size = 0x0800000 }, { .voff = FFB_DFB422BD_VOFF, .poff = FFB_DFB422BD_POFF, .size = 0x0800000 }, { .voff = FFB_SFB16Z_VOFF, .poff = FFB_SFB16Z_POFF, .size = 0x0800000 }, { .voff = FFB_SFB8Z_VOFF, .poff = FFB_SFB8Z_POFF, .size = 0x0800000 }, { .voff = FFB_SFB422_VOFF, .poff = FFB_SFB422_POFF, .size = 0x0800000 }, { .voff = FFB_SFB422D_VOFF, .poff = FFB_SFB422D_POFF, .size = 0x0800000 }, { .size = 0 } }; |
216d526c8
|
841 |
static int ffb_mmap(struct fb_info *info, struct vm_area_struct *vma) |
1da177e4c
|
842 843 844 845 846 847 848 |
{ struct ffb_par *par = (struct ffb_par *)info->par; return sbusfb_mmap_helper(ffb_mmap_map, par->physbase, par->fbsize, 0, vma); } |
67a6680d6
|
849 |
static int ffb_ioctl(struct fb_info *info, unsigned int cmd, unsigned long arg) |
1da177e4c
|
850 |
{ |
f9c97e5d7
|
851 |
struct ffb_par *par = (struct ffb_par *)info->par; |
1da177e4c
|
852 853 854 855 856 857 858 859 |
return sbusfb_ioctl_helper(cmd, arg, info, FBTYPE_CREATOR, 24, par->fbsize); } /* * Initialisation */ |
f9c97e5d7
|
860 |
static void ffb_init_fix(struct fb_info *info) |
1da177e4c
|
861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 |
{ struct ffb_par *par = (struct ffb_par *)info->par; const char *ffb_type_name; if (!(par->flags & FFB_FLAG_AFB)) { if ((par->board_type & 0x7) == 0x3) ffb_type_name = "Creator 3D"; else ffb_type_name = "Creator"; } else ffb_type_name = "Elite 3D"; strlcpy(info->fix.id, ffb_type_name, sizeof(info->fix.id)); info->fix.type = FB_TYPE_PACKED_PIXELS; info->fix.visual = FB_VISUAL_TRUECOLOR; /* Framebuffer length is the same regardless of resolution. */ info->fix.line_length = 8192; info->fix.accel = FB_ACCEL_SUN_CREATOR; } |
28541d0f1
|
883 |
static int __devinit ffb_probe(struct platform_device *op) |
1da177e4c
|
884 |
{ |
61c7a080a
|
885 |
struct device_node *dp = op->dev.of_node; |
50312ce9d
|
886 887 |
struct ffb_fbc __iomem *fbc; struct ffb_dac __iomem *dac; |
c7f439b99
|
888 889 |
struct fb_info *info; struct ffb_par *par; |
37db9a348
|
890 |
u32 dac_pnum, dac_rev, dac_mrev; |
c7f439b99
|
891 |
int err; |
1da177e4c
|
892 |
|
c7f439b99
|
893 |
info = framebuffer_alloc(sizeof(struct ffb_par), &op->dev); |
1da177e4c
|
894 |
|
c7f439b99
|
895 896 897 |
err = -ENOMEM; if (!info) goto out_err; |
1da177e4c
|
898 |
|
c7f439b99
|
899 900 901 902 903 904 905 906 907 908 909 910 |
par = info->par; spin_lock_init(&par->lock); par->fbc = of_ioremap(&op->resource[2], 0, sizeof(struct ffb_fbc), "ffb fbc"); if (!par->fbc) goto out_release_fb; par->dac = of_ioremap(&op->resource[1], 0, sizeof(struct ffb_dac), "ffb dac"); if (!par->dac) goto out_unmap_fbc; |
1da177e4c
|
911 |
|
c7f439b99
|
912 913 |
par->rop_cache = FFB_ROP_NEW; par->physbase = op->resource[0].start; |
1da177e4c
|
914 915 916 917 |
/* Don't mention copyarea, so SCROLL_REDRAW is always * used. It is the fastest on this chip. */ |
c7f439b99
|
918 919 920 921 922 923 924 925 926 |
info->flags = (FBINFO_DEFAULT | /* FBINFO_HWACCEL_COPYAREA | */ FBINFO_HWACCEL_FILLRECT | FBINFO_HWACCEL_IMAGEBLIT); info->fbops = &ffb_ops; info->screen_base = (char *) par->physbase + FFB_DFB24_POFF; info->pseudo_palette = par->pseudo_palette; |
6cd5a86b5
|
927 |
sbusfb_fill_var(&info->var, dp, 32); |
c7f439b99
|
928 929 930 931 |
par->fbsize = PAGE_ALIGN(info->var.xres * info->var.yres * 4); ffb_fixup_var_rgb(&info->var); info->var.accel_flags = FB_ACCELF_TEXT; |
1da177e4c
|
932 |
|
50312ce9d
|
933 |
if (!strcmp(dp->name, "SUNW,afb")) |
c7f439b99
|
934 |
par->flags |= FFB_FLAG_AFB; |
1da177e4c
|
935 |
|
c7f439b99
|
936 |
par->board_type = of_getintprop_default(dp, "board_type", 0); |
1da177e4c
|
937 |
|
c7f439b99
|
938 |
fbc = par->fbc; |
50312ce9d
|
939 |
if ((upa_readl(&fbc->ucsr) & FFB_UCSR_ALL_ERRORS) != 0) |
1da177e4c
|
940 |
upa_writel(FFB_UCSR_ALL_ERRORS, &fbc->ucsr); |
c7f439b99
|
941 |
dac = par->dac; |
37db9a348
|
942 943 944 945 946 947 948 949 950 |
upa_writel(FFB_DAC_DID, &dac->type); dac_pnum = upa_readl(&dac->value); dac_rev = (dac_pnum & FFB_DAC_DID_REV) >> FFB_DAC_DID_REV_SHIFT; dac_pnum = (dac_pnum & FFB_DAC_DID_PNUM) >> FFB_DAC_DID_PNUM_SHIFT; upa_writel(FFB_DAC_UCTRL, &dac->type); dac_mrev = upa_readl(&dac->value); dac_mrev = (dac_mrev & FFB_DAC_UCTRL_MANREV) >> FFB_DAC_UCTRL_MANREV_SHIFT; |
1da177e4c
|
951 952 |
/* Elite3D has different DAC revision numbering, and no DAC revisions |
37db9a348
|
953 954 955 956 |
* have the reversed meaning of cursor enable. Otherwise, Pacifica 1 * ramdacs with manufacturing revision less than 3 have inverted * cursor logic. We identify Pacifica 1 as not Pacifica 2, the * latter having a part number value of 0x236e. |
1da177e4c
|
957 |
*/ |
c7f439b99
|
958 959 |
if ((par->flags & FFB_FLAG_AFB) || dac_pnum == 0x236e) { par->flags &= ~FFB_FLAG_INVCURSOR; |
37db9a348
|
960 961 |
} else { if (dac_mrev < 3) |
c7f439b99
|
962 |
par->flags |= FFB_FLAG_INVCURSOR; |
37db9a348
|
963 |
} |
c7f439b99
|
964 |
ffb_switch_from_graph(par); |
1da177e4c
|
965 966 967 968 969 970 |
/* Unblank it just to be sure. When there are multiple * FFB/AFB cards in the system, or it is not the OBP * chosen console, it will have video outputs off in * the DAC. */ |
59f7137a1
|
971 |
ffb_blank(FB_BLANK_UNBLANK, info); |
1da177e4c
|
972 |
|
c7f439b99
|
973 974 975 976 |
if (fb_alloc_cmap(&info->cmap, 256, 0)) goto out_unmap_dac; ffb_init_fix(info); |
1da177e4c
|
977 |
|
c7f439b99
|
978 979 980 981 982 |
err = register_framebuffer(info); if (err < 0) goto out_dealloc_cmap; dev_set_drvdata(&op->dev, info); |
1da177e4c
|
983 |
|
194f1a68b
|
984 |
printk(KERN_INFO "%s: %s at %016lx, type %d, " |
37db9a348
|
985 986 |
"DAC pnum[%x] rev[%d] manuf_rev[%d] ", |
50312ce9d
|
987 |
dp->full_name, |
c7f439b99
|
988 989 |
((par->flags & FFB_FLAG_AFB) ? "AFB" : "FFB"), par->physbase, par->board_type, |
37db9a348
|
990 |
dac_pnum, dac_rev, dac_mrev); |
50312ce9d
|
991 992 |
return 0; |
1da177e4c
|
993 |
|
c7f439b99
|
994 995 996 997 |
out_dealloc_cmap: fb_dealloc_cmap(&info->cmap); out_unmap_dac: |
7b0e27851
|
998 |
of_iounmap(&op->resource[1], par->dac, sizeof(struct ffb_dac)); |
c7f439b99
|
999 1000 1001 1002 1003 1004 |
out_unmap_fbc: of_iounmap(&op->resource[2], par->fbc, sizeof(struct ffb_fbc)); out_release_fb: framebuffer_release(info); |
50312ce9d
|
1005 |
|
c7f439b99
|
1006 1007 |
out_err: return err; |
1da177e4c
|
1008 |
} |
2dc115813
|
1009 |
static int __devexit ffb_remove(struct platform_device *op) |
1da177e4c
|
1010 |
{ |
c7f439b99
|
1011 1012 |
struct fb_info *info = dev_get_drvdata(&op->dev); struct ffb_par *par = info->par; |
1da177e4c
|
1013 |
|
c7f439b99
|
1014 1015 |
unregister_framebuffer(info); fb_dealloc_cmap(&info->cmap); |
1da177e4c
|
1016 |
|
c7f439b99
|
1017 1018 |
of_iounmap(&op->resource[2], par->fbc, sizeof(struct ffb_fbc)); of_iounmap(&op->resource[1], par->dac, sizeof(struct ffb_dac)); |
1da177e4c
|
1019 |
|
c7f439b99
|
1020 |
framebuffer_release(info); |
50312ce9d
|
1021 |
|
e3a411a3d
|
1022 |
dev_set_drvdata(&op->dev, NULL); |
1da177e4c
|
1023 1024 1025 |
return 0; } |
fd098316e
|
1026 |
static const struct of_device_id ffb_match[] = { |
50312ce9d
|
1027 1028 1029 1030 1031 1032 1033 1034 1035 |
{ .name = "SUNW,ffb", }, { .name = "SUNW,afb", }, {}, }; MODULE_DEVICE_TABLE(of, ffb_match); |
28541d0f1
|
1036 |
static struct platform_driver ffb_driver = { |
4018294b5
|
1037 1038 1039 1040 1041 |
.driver = { .name = "ffb", .owner = THIS_MODULE, .of_match_table = ffb_match, }, |
50312ce9d
|
1042 1043 1044 |
.probe = ffb_probe, .remove = __devexit_p(ffb_remove), }; |
1da177e4c
|
1045 |
|
a2fb0ce7a
|
1046 |
static int __init ffb_init(void) |
50312ce9d
|
1047 1048 1049 |
{ if (fb_get_options("ffb", NULL)) return -ENODEV; |
1da177e4c
|
1050 |
|
28541d0f1
|
1051 |
return platform_driver_register(&ffb_driver); |
1da177e4c
|
1052 |
} |
a2fb0ce7a
|
1053 |
static void __exit ffb_exit(void) |
1da177e4c
|
1054 |
{ |
28541d0f1
|
1055 |
platform_driver_unregister(&ffb_driver); |
1da177e4c
|
1056 1057 1058 |
} module_init(ffb_init); |
1da177e4c
|
1059 |
module_exit(ffb_exit); |
1da177e4c
|
1060 1061 |
MODULE_DESCRIPTION("framebuffer driver for Creator/Elite3D chipsets"); |
50312ce9d
|
1062 1063 |
MODULE_AUTHOR("David S. Miller <davem@davemloft.net>"); MODULE_VERSION("2.0"); |
1da177e4c
|
1064 |
MODULE_LICENSE("GPL"); |