Blame view
drivers/ide/cs5535.c
6.2 KB
f5b2d8b4b [PATCH] ide: CS55... |
1 |
/* |
f5b2d8b4b [PATCH] ide: CS55... |
2 |
* Copyright (C) 2004-2005 Advanced Micro Devices, Inc. |
bc0b0b5c4 cs5535: PIO fixes |
3 |
* Copyright (C) 2007 Bartlomiej Zolnierkiewicz |
f5b2d8b4b [PATCH] ide: CS55... |
4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 |
* * History: * 09/20/2005 - Jaya Kumar <jayakumar.ide@gmail.com> * - Reworked tuneproc, set_drive, misc mods to prep for mainline * - Work was sponsored by CIS (M) Sdn Bhd. * Ported to Kernel 2.6.11 on June 26, 2005 by * Wolfgang Zuleger <wolfgang.zuleger@gmx.de> * Alexander Kiausch <alex.kiausch@t-online.de> * Originally developed by AMD for 2.4/2.6 * * Development of this chipset driver was funded * by the nice folks at National Semiconductor/AMD. * * This program is free software; you can redistribute it and/or modify it * under the terms of the GNU General Public License version 2 as published by * the Free Software Foundation. * * Documentation: * CS5535 documentation available from AMD */ |
f5b2d8b4b [PATCH] ide: CS55... |
24 25 26 |
#include <linux/module.h> #include <linux/pci.h> #include <linux/ide.h> |
ced3ec8aa ide: prefix messa... |
27 |
#define DRV_NAME "cs5535" |
f5b2d8b4b [PATCH] ide: CS55... |
28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 |
#define MSR_ATAC_BASE 0x51300000 #define ATAC_GLD_MSR_CAP (MSR_ATAC_BASE+0) #define ATAC_GLD_MSR_CONFIG (MSR_ATAC_BASE+0x01) #define ATAC_GLD_MSR_SMI (MSR_ATAC_BASE+0x02) #define ATAC_GLD_MSR_ERROR (MSR_ATAC_BASE+0x03) #define ATAC_GLD_MSR_PM (MSR_ATAC_BASE+0x04) #define ATAC_GLD_MSR_DIAG (MSR_ATAC_BASE+0x05) #define ATAC_IO_BAR (MSR_ATAC_BASE+0x08) #define ATAC_RESET (MSR_ATAC_BASE+0x10) #define ATAC_CH0D0_PIO (MSR_ATAC_BASE+0x20) #define ATAC_CH0D0_DMA (MSR_ATAC_BASE+0x21) #define ATAC_CH0D1_PIO (MSR_ATAC_BASE+0x22) #define ATAC_CH0D1_DMA (MSR_ATAC_BASE+0x23) #define ATAC_PCI_ABRTERR (MSR_ATAC_BASE+0x24) #define ATAC_BM0_CMD_PRIM 0x00 #define ATAC_BM0_STS_PRIM 0x02 #define ATAC_BM0_PRD 0x04 #define CS5535_CABLE_DETECT 0x48 |
a1c6d28c2 drivers/ide/: Spe... |
46 |
/* Format I PIO settings. We separate out cmd and data for safer timings */ |
f5b2d8b4b [PATCH] ide: CS55... |
47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 |
static unsigned int cs5535_pio_cmd_timings[5] = { 0xF7F4, 0x53F3, 0x13F1, 0x5131, 0x1131 }; static unsigned int cs5535_pio_dta_timings[5] = { 0xF7F4, 0xF173, 0x8141, 0x5131, 0x1131 }; static unsigned int cs5535_mwdma_timings[3] = { 0x7F0FFFF3, 0x7F035352, 0x7f024241 }; static unsigned int cs5535_udma_timings[5] = { 0x7F7436A1, 0x7F733481, 0x7F723261, 0x7F713161, 0x7F703061 }; /* Macros to check if the register is the reset value - reset value is an invalid timing and indicates the register has not been set previously */ #define CS5535_BAD_PIO(timings) ( (timings&~0x80000000UL) == 0x00009172 ) #define CS5535_BAD_DMA(timings) ( (timings & 0x000FFFFF) == 0x00077771 ) /**** * cs5535_set_speed - Configure the chipset to the new speed * @drive: Drive to set up * @speed: desired speed * * cs5535_set_speed() configures the chipset to a new speed. */ |
f212ff28f ide: move ide_rat... |
72 |
static void cs5535_set_speed(ide_drive_t *drive, const u8 speed) |
f5b2d8b4b [PATCH] ide: CS55... |
73 |
{ |
f5b2d8b4b [PATCH] ide: CS55... |
74 |
u32 reg = 0, dummy; |
123995b97 ide: use 'drive->... |
75 |
u8 unit = drive->dn & 1; |
f5b2d8b4b [PATCH] ide: CS55... |
76 |
|
f5b2d8b4b [PATCH] ide: CS55... |
77 |
/* Set the PIO timings */ |
bd887f72d ide: remove XFER_... |
78 |
if (speed < XFER_SW_DMA_0) { |
7e59ea21a ide: check drive-... |
79 |
ide_drive_t *pair = ide_get_pair_dev(drive); |
bc0b0b5c4 cs5535: PIO fixes |
80 |
u8 cmd, pioa; |
f5b2d8b4b [PATCH] ide: CS55... |
81 |
|
bc0b0b5c4 cs5535: PIO fixes |
82 |
cmd = pioa = speed - XFER_PIO_0; |
7e59ea21a ide: check drive-... |
83 |
if (pair) { |
a298dc024 cs5535: use ->pio... |
84 |
u8 piob = pair->pio_mode - XFER_PIO_0; |
bc0b0b5c4 cs5535: PIO fixes |
85 86 87 88 |
if (piob < cmd) cmd = piob; } |
f5b2d8b4b [PATCH] ide: CS55... |
89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 |
/* Write the speed of the current drive */ reg = (cs5535_pio_cmd_timings[cmd] << 16) | cs5535_pio_dta_timings[pioa]; wrmsr(unit ? ATAC_CH0D1_PIO : ATAC_CH0D0_PIO, reg, 0); /* And if nessesary - change the speed of the other drive */ rdmsr(unit ? ATAC_CH0D0_PIO : ATAC_CH0D1_PIO, reg, dummy); if (((reg >> 16) & cs5535_pio_cmd_timings[cmd]) != cs5535_pio_cmd_timings[cmd]) { reg &= 0x0000FFFF; reg |= cs5535_pio_cmd_timings[cmd] << 16; wrmsr(unit ? ATAC_CH0D0_PIO : ATAC_CH0D1_PIO, reg, 0); } /* Set bit 31 of the DMA register for PIO format 1 timings */ rdmsr(unit ? ATAC_CH0D1_DMA : ATAC_CH0D0_DMA, reg, dummy); wrmsr(unit ? ATAC_CH0D1_DMA : ATAC_CH0D0_DMA, reg | 0x80000000UL, 0); } else { rdmsr(unit ? ATAC_CH0D1_DMA : ATAC_CH0D0_DMA, reg, dummy); reg &= 0x80000000UL; /* Preserve the PIO format bit */ |
32a70a817 ide: Fix an overr... |
113 |
if (speed >= XFER_UDMA_0 && speed <= XFER_UDMA_4) |
f5b2d8b4b [PATCH] ide: CS55... |
114 115 116 117 118 119 120 121 122 |
reg |= cs5535_udma_timings[speed - XFER_UDMA_0]; else if (speed >= XFER_MW_DMA_0 && speed <= XFER_MW_DMA_2) reg |= cs5535_mwdma_timings[speed - XFER_MW_DMA_0]; else return; wrmsr(unit ? ATAC_CH0D1_DMA : ATAC_CH0D0_DMA, reg, 0); } } |
88b2b32ba ide: move ide_con... |
123 124 |
/** * cs5535_set_dma_mode - set host controller for DMA mode |
8776168ca ide: change ->set... |
125 |
* @hwif: port |
88b2b32ba ide: move ide_con... |
126 |
* @drive: drive |
f5b2d8b4b [PATCH] ide: CS55... |
127 |
* |
88b2b32ba ide: move ide_con... |
128 |
* Programs the chipset for DMA mode. |
f5b2d8b4b [PATCH] ide: CS55... |
129 |
*/ |
249aa4ff1 cs5535: check ide... |
130 |
|
8776168ca ide: change ->set... |
131 |
static void cs5535_set_dma_mode(ide_hwif_t *hwif, ide_drive_t *drive) |
88b2b32ba ide: move ide_con... |
132 |
{ |
8776168ca ide: change ->set... |
133 |
cs5535_set_speed(drive, drive->dma_mode); |
f5b2d8b4b [PATCH] ide: CS55... |
134 |
} |
26bcb879c ide: add ide_set{... |
135 |
/** |
88b2b32ba ide: move ide_con... |
136 |
* cs5535_set_pio_mode - set host controller for PIO mode |
e085b3cae ide: change ->set... |
137 |
* @hwif: port |
26bcb879c ide: add ide_set{... |
138 |
* @drive: drive |
f5b2d8b4b [PATCH] ide: CS55... |
139 140 141 |
* * A callback from the upper layers for PIO-only tuning. */ |
26bcb879c ide: add ide_set{... |
142 |
|
e085b3cae ide: change ->set... |
143 |
static void cs5535_set_pio_mode(ide_hwif_t *hwif, ide_drive_t *drive) |
f5b2d8b4b [PATCH] ide: CS55... |
144 |
{ |
e085b3cae ide: change ->set... |
145 |
cs5535_set_speed(drive, drive->pio_mode); |
f5b2d8b4b [PATCH] ide: CS55... |
146 |
} |
f454cbe8c ide: ->cable_dete... |
147 |
static u8 cs5535_cable_detect(ide_hwif_t *hwif) |
f5b2d8b4b [PATCH] ide: CS55... |
148 |
{ |
b4d1c73dc atiixp/cs5535/scc... |
149 |
struct pci_dev *dev = to_pci_dev(hwif->dev); |
f5b2d8b4b [PATCH] ide: CS55... |
150 151 152 153 |
u8 bit; /* if a 80 wire cable was detected */ pci_read_config_byte(dev, CS5535_CABLE_DETECT, &bit); |
49521f97c ide: add short ca... |
154 155 |
return (bit & 1) ? ATA_CBL_PATA80 : ATA_CBL_PATA40; |
f5b2d8b4b [PATCH] ide: CS55... |
156 |
} |
ac95beedf ide: add struct i... |
157 158 159 160 161 |
static const struct ide_port_ops cs5535_port_ops = { .set_pio_mode = cs5535_set_pio_mode, .set_dma_mode = cs5535_set_dma_mode, .cable_detect = cs5535_cable_detect, }; |
f5b2d8b4b [PATCH] ide: CS55... |
162 |
|
856204360 ide: constify str... |
163 |
static const struct ide_port_info cs5535_chipset __devinitdata = { |
ced3ec8aa ide: prefix messa... |
164 |
.name = DRV_NAME, |
ac95beedf ide: add struct i... |
165 |
.port_ops = &cs5535_port_ops, |
3b2a5c714 ide: filter out "... |
166 |
.host_flags = IDE_HFLAG_SINGLE | IDE_HFLAG_POST_SET_MODE, |
4099d1432 ide: add PIO masks |
167 |
.pio_mask = ATA_PIO4, |
5f8b6c348 ide: add ->mwdma_... |
168 169 |
.mwdma_mask = ATA_MWDMA2, .udma_mask = ATA_UDMA4, |
f5b2d8b4b [PATCH] ide: CS55... |
170 171 172 173 174 |
}; static int __devinit cs5535_init_one(struct pci_dev *dev, const struct pci_device_id *id) { |
6cdf6eb35 ide: add ->dev an... |
175 |
return ide_pci_init_one(dev, &cs5535_chipset, NULL); |
f5b2d8b4b [PATCH] ide: CS55... |
176 |
} |
9cbcc5e3c ide: use PCI_VDEV... |
177 178 |
static const struct pci_device_id cs5535_pci_tbl[] = { { PCI_VDEVICE(NS, PCI_DEVICE_ID_NS_CS5535_IDE), 0 }, |
10ca30285 cs5535: add pci i... |
179 |
{ PCI_VDEVICE(AMD, PCI_DEVICE_ID_AMD_CS5535_IDE), }, |
f5b2d8b4b [PATCH] ide: CS55... |
180 181 182 183 |
{ 0, }, }; MODULE_DEVICE_TABLE(pci, cs5535_pci_tbl); |
a9ab09e26 ide: use unique n... |
184 |
static struct pci_driver cs5535_pci_driver = { |
feb22b7f8 ide: add proper P... |
185 186 187 188 189 190 |
.name = "CS5535_IDE", .id_table = cs5535_pci_tbl, .probe = cs5535_init_one, .remove = ide_pci_remove, .suspend = ide_pci_suspend, .resume = ide_pci_resume, |
f5b2d8b4b [PATCH] ide: CS55... |
191 192 193 194 |
}; static int __init cs5535_ide_init(void) { |
a9ab09e26 ide: use unique n... |
195 |
return ide_pci_register_driver(&cs5535_pci_driver); |
f5b2d8b4b [PATCH] ide: CS55... |
196 |
} |
40c8a7f67 cs5535: add ->rem... |
197 198 |
static void __exit cs5535_ide_exit(void) { |
a9ab09e26 ide: use unique n... |
199 |
pci_unregister_driver(&cs5535_pci_driver); |
40c8a7f67 cs5535: add ->rem... |
200 |
} |
f5b2d8b4b [PATCH] ide: CS55... |
201 |
module_init(cs5535_ide_init); |
40c8a7f67 cs5535: add ->rem... |
202 |
module_exit(cs5535_ide_exit); |
f5b2d8b4b [PATCH] ide: CS55... |
203 204 205 206 |
MODULE_AUTHOR("AMD"); MODULE_DESCRIPTION("PCI driver module for AMD/NS CS5535 IDE"); MODULE_LICENSE("GPL"); |