Blame view
drivers/rtc/rtc-ds1685.c
41.2 KB
d2912cb15 treewide: Replace... |
1 |
// SPDX-License-Identifier: GPL-2.0-only |
aaaf5fbf5 rtc: add driver f... |
2 3 4 5 6 7 8 9 10 11 12 13 |
/* * An rtc driver for the Dallas/Maxim DS1685/DS1687 and related real-time * chips. * * Copyright (C) 2011-2014 Joshua Kinard <kumba@gentoo.org>. * Copyright (C) 2009 Matthias Fuchs <matthias.fuchs@esd-electronics.com>. * * References: * DS1685/DS1687 3V/5V Real-Time Clocks, 19-5215, Rev 4/10. * DS17x85/DS17x87 3V/5V Real-Time Clocks, 19-5222, Rev 4/10. * DS1689/DS1693 3V/5V Serialized Real-Time Clocks, Rev 112105. * Application Note 90, Using the Multiplex Bus RTC Extended Features. |
aaaf5fbf5 rtc: add driver f... |
14 |
*/ |
a737e835e rtc: use more sta... |
15 |
#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt |
aaaf5fbf5 rtc: add driver f... |
16 17 18 19 20 21 22 23 24 25 26 27 28 |
#include <linux/bcd.h> #include <linux/delay.h> #include <linux/io.h> #include <linux/module.h> #include <linux/platform_device.h> #include <linux/rtc.h> #include <linux/workqueue.h> #include <linux/rtc/ds1685.h> #ifdef CONFIG_PROC_FS #include <linux/proc_fs.h> #endif |
aaaf5fbf5 rtc: add driver f... |
29 30 |
/* ----------------------------------------------------------------------- */ |
299b61011 rtc: ds1685: add ... |
31 32 33 34 |
/* * Standard read/write * all registers are mapped in CPU address space */ |
aaaf5fbf5 rtc: add driver f... |
35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 |
/** * ds1685_read - read a value from an rtc register. * @rtc: pointer to the ds1685 rtc structure. * @reg: the register address to read. */ static u8 ds1685_read(struct ds1685_priv *rtc, int reg) { return readb((u8 __iomem *)rtc->regs + (reg * rtc->regstep)); } /** * ds1685_write - write a value to an rtc register. * @rtc: pointer to the ds1685 rtc structure. * @reg: the register address to write. * @value: value to write to the register. */ static void ds1685_write(struct ds1685_priv *rtc, int reg, u8 value) { writeb(value, ((u8 __iomem *)rtc->regs + (reg * rtc->regstep))); } /* ----------------------------------------------------------------------- */ |
299b61011 rtc: ds1685: add ... |
61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 |
/* * Indirect read/write functions * access happens via address and data register mapped in CPU address space */ /** * ds1685_indirect_read - read a value from an rtc register. * @rtc: pointer to the ds1685 rtc structure. * @reg: the register address to read. */ static u8 ds1685_indirect_read(struct ds1685_priv *rtc, int reg) { writeb(reg, rtc->regs); return readb(rtc->data); } /** * ds1685_indirect_write - write a value to an rtc register. * @rtc: pointer to the ds1685 rtc structure. * @reg: the register address to write. * @value: value to write to the register. */ static void ds1685_indirect_write(struct ds1685_priv *rtc, int reg, u8 value) { writeb(reg, rtc->regs); writeb(value, rtc->data); } |
aaaf5fbf5 rtc: add driver f... |
90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 |
/* ----------------------------------------------------------------------- */ /* Inlined functions */ /** * ds1685_rtc_bcd2bin - bcd2bin wrapper in case platform doesn't support BCD. * @rtc: pointer to the ds1685 rtc structure. * @val: u8 time value to consider converting. * @bcd_mask: u8 mask value if BCD mode is used. * @bin_mask: u8 mask value if BIN mode is used. * * Returns the value, converted to BIN if originally in BCD and bcd_mode TRUE. */ static inline u8 ds1685_rtc_bcd2bin(struct ds1685_priv *rtc, u8 val, u8 bcd_mask, u8 bin_mask) { if (rtc->bcd_mode) return (bcd2bin(val) & bcd_mask); return (val & bin_mask); } /** * ds1685_rtc_bin2bcd - bin2bcd wrapper in case platform doesn't support BCD. * @rtc: pointer to the ds1685 rtc structure. * @val: u8 time value to consider converting. * @bin_mask: u8 mask value if BIN mode is used. * @bcd_mask: u8 mask value if BCD mode is used. * * Returns the value, converted to BCD if originally in BIN and bcd_mode TRUE. */ static inline u8 ds1685_rtc_bin2bcd(struct ds1685_priv *rtc, u8 val, u8 bin_mask, u8 bcd_mask) { if (rtc->bcd_mode) return (bin2bcd(val) & bcd_mask); return (val & bin_mask); } /** |
c5776dec8 rtc: ds1685: corr... |
131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 |
* s1685_rtc_check_mday - check validity of the day of month. * @rtc: pointer to the ds1685 rtc structure. * @mday: day of month. * * Returns -EDOM if the day of month is not within 1..31 range. */ static inline int ds1685_rtc_check_mday(struct ds1685_priv *rtc, u8 mday) { if (rtc->bcd_mode) { if (mday < 0x01 || mday > 0x31 || (mday & 0x0f) > 0x09) return -EDOM; } else { if (mday < 1 || mday > 31) return -EDOM; } return 0; } /** |
aaaf5fbf5 rtc: add driver f... |
151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 |
* ds1685_rtc_switch_to_bank0 - switch the rtc to bank 0. * @rtc: pointer to the ds1685 rtc structure. */ static inline void ds1685_rtc_switch_to_bank0(struct ds1685_priv *rtc) { rtc->write(rtc, RTC_CTRL_A, (rtc->read(rtc, RTC_CTRL_A) & ~(RTC_CTRL_A_DV0))); } /** * ds1685_rtc_switch_to_bank1 - switch the rtc to bank 1. * @rtc: pointer to the ds1685 rtc structure. */ static inline void ds1685_rtc_switch_to_bank1(struct ds1685_priv *rtc) { rtc->write(rtc, RTC_CTRL_A, (rtc->read(rtc, RTC_CTRL_A) | RTC_CTRL_A_DV0)); } /** * ds1685_rtc_begin_data_access - prepare the rtc for data access. * @rtc: pointer to the ds1685 rtc structure. * * This takes several steps to prepare the rtc for access to get/set time * and alarm values from the rtc registers: * - Sets the SET bit in Control Register B. * - Reads Ext Control Register 4A and checks the INCR bit. * - If INCR is active, a short delay is added before Ext Control Register 4A * is read again in a loop until INCR is inactive. * - Switches the rtc to bank 1. This allows access to all relevant * data for normal rtc operation, as bank 0 contains only the nvram. */ static inline void ds1685_rtc_begin_data_access(struct ds1685_priv *rtc) { /* Set the SET bit in Ctrl B */ rtc->write(rtc, RTC_CTRL_B, (rtc->read(rtc, RTC_CTRL_B) | RTC_CTRL_B_SET)); /* Read Ext Ctrl 4A and check the INCR bit to avoid a lockout. */ while (rtc->read(rtc, RTC_EXT_CTRL_4A) & RTC_CTRL_4A_INCR) cpu_relax(); /* Switch to Bank 1 */ ds1685_rtc_switch_to_bank1(rtc); } /** * ds1685_rtc_end_data_access - end data access on the rtc. * @rtc: pointer to the ds1685 rtc structure. * * This ends what was started by ds1685_rtc_begin_data_access: * - Switches the rtc back to bank 0. * - Clears the SET bit in Control Register B. */ static inline void ds1685_rtc_end_data_access(struct ds1685_priv *rtc) { /* Switch back to Bank 0 */ ds1685_rtc_switch_to_bank1(rtc); /* Clear the SET bit in Ctrl B */ rtc->write(rtc, RTC_CTRL_B, (rtc->read(rtc, RTC_CTRL_B) & ~(RTC_CTRL_B_SET))); } /** |
aaaf5fbf5 rtc: add driver f... |
220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 |
* ds1685_rtc_get_ssn - retrieve the silicon serial number. * @rtc: pointer to the ds1685 rtc structure. * @ssn: u8 array to hold the bits of the silicon serial number. * * This number starts at 0x40, and is 8-bytes long, ending at 0x47. The * first byte is the model number, the next six bytes are the serial number * digits, and the final byte is a CRC check byte. Together, they form the * silicon serial number. * * These values are stored in bank1, so ds1685_rtc_switch_to_bank1 must be * called first before calling this function, else data will be read out of * the bank0 NVRAM. Be sure to call ds1685_rtc_switch_to_bank0 when done. */ static inline void ds1685_rtc_get_ssn(struct ds1685_priv *rtc, u8 *ssn) { ssn[0] = rtc->read(rtc, RTC_BANK1_SSN_MODEL); ssn[1] = rtc->read(rtc, RTC_BANK1_SSN_BYTE_1); ssn[2] = rtc->read(rtc, RTC_BANK1_SSN_BYTE_2); ssn[3] = rtc->read(rtc, RTC_BANK1_SSN_BYTE_3); ssn[4] = rtc->read(rtc, RTC_BANK1_SSN_BYTE_4); ssn[5] = rtc->read(rtc, RTC_BANK1_SSN_BYTE_5); ssn[6] = rtc->read(rtc, RTC_BANK1_SSN_BYTE_6); ssn[7] = rtc->read(rtc, RTC_BANK1_SSN_CRC); } /* ----------------------------------------------------------------------- */ /* ----------------------------------------------------------------------- */ /* Read/Set Time & Alarm functions */ /** * ds1685_rtc_read_time - reads the time registers. * @dev: pointer to device structure. * @tm: pointer to rtc_time structure. */ static int ds1685_rtc_read_time(struct device *dev, struct rtc_time *tm) { |
85368bb9d rtc: simplify get... |
259 |
struct ds1685_priv *rtc = dev_get_drvdata(dev); |
474015804 rtc: ds1685: remo... |
260 |
u8 century; |
aaaf5fbf5 rtc: add driver f... |
261 262 263 264 265 266 267 268 269 270 271 272 |
u8 seconds, minutes, hours, wday, mday, month, years; /* Fetch the time info from the RTC registers. */ ds1685_rtc_begin_data_access(rtc); seconds = rtc->read(rtc, RTC_SECS); minutes = rtc->read(rtc, RTC_MINS); hours = rtc->read(rtc, RTC_HRS); wday = rtc->read(rtc, RTC_WDAY); mday = rtc->read(rtc, RTC_MDAY); month = rtc->read(rtc, RTC_MONTH); years = rtc->read(rtc, RTC_YEAR); century = rtc->read(rtc, RTC_CENTURY); |
aaaf5fbf5 rtc: add driver f... |
273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 |
ds1685_rtc_end_data_access(rtc); /* bcd2bin if needed, perform fixups, and store to rtc_time. */ years = ds1685_rtc_bcd2bin(rtc, years, RTC_YEAR_BCD_MASK, RTC_YEAR_BIN_MASK); century = ds1685_rtc_bcd2bin(rtc, century, RTC_CENTURY_MASK, RTC_CENTURY_MASK); tm->tm_sec = ds1685_rtc_bcd2bin(rtc, seconds, RTC_SECS_BCD_MASK, RTC_SECS_BIN_MASK); tm->tm_min = ds1685_rtc_bcd2bin(rtc, minutes, RTC_MINS_BCD_MASK, RTC_MINS_BIN_MASK); tm->tm_hour = ds1685_rtc_bcd2bin(rtc, hours, RTC_HRS_24_BCD_MASK, RTC_HRS_24_BIN_MASK); tm->tm_wday = (ds1685_rtc_bcd2bin(rtc, wday, RTC_WDAY_MASK, RTC_WDAY_MASK) - 1); tm->tm_mday = ds1685_rtc_bcd2bin(rtc, mday, RTC_MDAY_BCD_MASK, RTC_MDAY_BIN_MASK); tm->tm_mon = (ds1685_rtc_bcd2bin(rtc, month, RTC_MONTH_BCD_MASK, RTC_MONTH_BIN_MASK) - 1); tm->tm_year = ((years + (century * 100)) - 1900); tm->tm_yday = rtc_year_days(tm->tm_mday, tm->tm_mon, tm->tm_year); tm->tm_isdst = 0; /* RTC has hardcoded timezone, so don't use. */ |
22652ba72 rtc: stop validat... |
295 |
return 0; |
aaaf5fbf5 rtc: add driver f... |
296 297 298 299 300 301 302 303 304 305 |
} /** * ds1685_rtc_set_time - sets the time registers. * @dev: pointer to device structure. * @tm: pointer to rtc_time structure. */ static int ds1685_rtc_set_time(struct device *dev, struct rtc_time *tm) { |
85368bb9d rtc: simplify get... |
306 |
struct ds1685_priv *rtc = dev_get_drvdata(dev); |
aaaf5fbf5 rtc: add driver f... |
307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 |
u8 ctrlb, seconds, minutes, hours, wday, mday, month, years, century; /* Fetch the time info from rtc_time. */ seconds = ds1685_rtc_bin2bcd(rtc, tm->tm_sec, RTC_SECS_BIN_MASK, RTC_SECS_BCD_MASK); minutes = ds1685_rtc_bin2bcd(rtc, tm->tm_min, RTC_MINS_BIN_MASK, RTC_MINS_BCD_MASK); hours = ds1685_rtc_bin2bcd(rtc, tm->tm_hour, RTC_HRS_24_BIN_MASK, RTC_HRS_24_BCD_MASK); wday = ds1685_rtc_bin2bcd(rtc, (tm->tm_wday + 1), RTC_WDAY_MASK, RTC_WDAY_MASK); mday = ds1685_rtc_bin2bcd(rtc, tm->tm_mday, RTC_MDAY_BIN_MASK, RTC_MDAY_BCD_MASK); month = ds1685_rtc_bin2bcd(rtc, (tm->tm_mon + 1), RTC_MONTH_BIN_MASK, RTC_MONTH_BCD_MASK); years = ds1685_rtc_bin2bcd(rtc, (tm->tm_year % 100), RTC_YEAR_BIN_MASK, RTC_YEAR_BCD_MASK); century = ds1685_rtc_bin2bcd(rtc, ((tm->tm_year + 1900) / 100), RTC_CENTURY_MASK, RTC_CENTURY_MASK); /* * Perform Sanity Checks: * - Months: !> 12, Month Day != 0. * - Month Day !> Max days in current month. * - Hours !>= 24, Mins !>= 60, Secs !>= 60, & Weekday !> 7. */ if ((tm->tm_mon > 11) || (mday == 0)) return -EDOM; if (tm->tm_mday > rtc_month_days(tm->tm_mon, tm->tm_year)) return -EDOM; if ((tm->tm_hour >= 24) || (tm->tm_min >= 60) || (tm->tm_sec >= 60) || (wday > 7)) return -EDOM; /* * Set the data mode to use and store the time values in the * RTC registers. */ ds1685_rtc_begin_data_access(rtc); ctrlb = rtc->read(rtc, RTC_CTRL_B); if (rtc->bcd_mode) ctrlb &= ~(RTC_CTRL_B_DM); else ctrlb |= RTC_CTRL_B_DM; rtc->write(rtc, RTC_CTRL_B, ctrlb); rtc->write(rtc, RTC_SECS, seconds); rtc->write(rtc, RTC_MINS, minutes); rtc->write(rtc, RTC_HRS, hours); rtc->write(rtc, RTC_WDAY, wday); rtc->write(rtc, RTC_MDAY, mday); rtc->write(rtc, RTC_MONTH, month); rtc->write(rtc, RTC_YEAR, years); rtc->write(rtc, RTC_CENTURY, century); ds1685_rtc_end_data_access(rtc); return 0; } /** * ds1685_rtc_read_alarm - reads the alarm registers. * @dev: pointer to device structure. * @alrm: pointer to rtc_wkalrm structure. * * There are three primary alarm registers: seconds, minutes, and hours. * A fourth alarm register for the month date is also available in bank1 for * kickstart/wakeup features. The DS1685/DS1687 manual states that a * "don't care" value ranging from 0xc0 to 0xff may be written into one or * more of the three alarm bytes to act as a wildcard value. The fourth * byte doesn't support a "don't care" value. */ static int ds1685_rtc_read_alarm(struct device *dev, struct rtc_wkalrm *alrm) { |
85368bb9d rtc: simplify get... |
382 |
struct ds1685_priv *rtc = dev_get_drvdata(dev); |
aaaf5fbf5 rtc: add driver f... |
383 |
u8 seconds, minutes, hours, mday, ctrlb, ctrlc; |
c5776dec8 rtc: ds1685: corr... |
384 |
int ret; |
aaaf5fbf5 rtc: add driver f... |
385 386 387 388 389 390 391 392 393 394 |
/* Fetch the alarm info from the RTC alarm registers. */ ds1685_rtc_begin_data_access(rtc); seconds = rtc->read(rtc, RTC_SECS_ALARM); minutes = rtc->read(rtc, RTC_MINS_ALARM); hours = rtc->read(rtc, RTC_HRS_ALARM); mday = rtc->read(rtc, RTC_MDAY_ALARM); ctrlb = rtc->read(rtc, RTC_CTRL_B); ctrlc = rtc->read(rtc, RTC_CTRL_C); ds1685_rtc_end_data_access(rtc); |
c5776dec8 rtc: ds1685: corr... |
395 396 397 398 |
/* Check the month date for validity. */ ret = ds1685_rtc_check_mday(rtc, mday); if (ret) return ret; |
aaaf5fbf5 rtc: add driver f... |
399 400 401 402 403 404 |
/* * Check the three alarm bytes. * * The Linux RTC system doesn't support the "don't care" capability * of this RTC chip. We check for it anyways in case support is |
56d86a7e7 rtc: simplify imp... |
405 |
* added in the future and only assign when we care. |
aaaf5fbf5 rtc: add driver f... |
406 |
*/ |
56d86a7e7 rtc: simplify imp... |
407 |
if (likely(seconds < 0xc0)) |
aaaf5fbf5 rtc: add driver f... |
408 409 410 |
alrm->time.tm_sec = ds1685_rtc_bcd2bin(rtc, seconds, RTC_SECS_BCD_MASK, RTC_SECS_BIN_MASK); |
56d86a7e7 rtc: simplify imp... |
411 |
if (likely(minutes < 0xc0)) |
aaaf5fbf5 rtc: add driver f... |
412 413 414 |
alrm->time.tm_min = ds1685_rtc_bcd2bin(rtc, minutes, RTC_MINS_BCD_MASK, RTC_MINS_BIN_MASK); |
56d86a7e7 rtc: simplify imp... |
415 |
if (likely(hours < 0xc0)) |
aaaf5fbf5 rtc: add driver f... |
416 417 418 419 420 421 422 |
alrm->time.tm_hour = ds1685_rtc_bcd2bin(rtc, hours, RTC_HRS_24_BCD_MASK, RTC_HRS_24_BIN_MASK); /* Write the data to rtc_wkalrm. */ alrm->time.tm_mday = ds1685_rtc_bcd2bin(rtc, mday, RTC_MDAY_BCD_MASK, RTC_MDAY_BIN_MASK); |
aaaf5fbf5 rtc: add driver f... |
423 424 425 426 427 428 429 430 431 432 433 434 435 436 |
alrm->enabled = !!(ctrlb & RTC_CTRL_B_AIE); alrm->pending = !!(ctrlc & RTC_CTRL_C_AF); return 0; } /** * ds1685_rtc_set_alarm - sets the alarm in registers. * @dev: pointer to device structure. * @alrm: pointer to rtc_wkalrm structure. */ static int ds1685_rtc_set_alarm(struct device *dev, struct rtc_wkalrm *alrm) { |
85368bb9d rtc: simplify get... |
437 |
struct ds1685_priv *rtc = dev_get_drvdata(dev); |
aaaf5fbf5 rtc: add driver f... |
438 |
u8 ctrlb, seconds, minutes, hours, mday; |
c5776dec8 rtc: ds1685: corr... |
439 |
int ret; |
aaaf5fbf5 rtc: add driver f... |
440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 |
/* Fetch the alarm info and convert to BCD. */ seconds = ds1685_rtc_bin2bcd(rtc, alrm->time.tm_sec, RTC_SECS_BIN_MASK, RTC_SECS_BCD_MASK); minutes = ds1685_rtc_bin2bcd(rtc, alrm->time.tm_min, RTC_MINS_BIN_MASK, RTC_MINS_BCD_MASK); hours = ds1685_rtc_bin2bcd(rtc, alrm->time.tm_hour, RTC_HRS_24_BIN_MASK, RTC_HRS_24_BCD_MASK); mday = ds1685_rtc_bin2bcd(rtc, alrm->time.tm_mday, RTC_MDAY_BIN_MASK, RTC_MDAY_BCD_MASK); /* Check the month date for validity. */ |
c5776dec8 rtc: ds1685: corr... |
456 457 458 |
ret = ds1685_rtc_check_mday(rtc, mday); if (ret) return ret; |
aaaf5fbf5 rtc: add driver f... |
459 460 461 462 463 464 465 466 467 |
/* * Check the three alarm bytes. * * The Linux RTC system doesn't support the "don't care" capability * of this RTC chip because rtc_valid_tm tries to validate every * field, and we only support four fields. We put the support * here anyways for the future. */ |
39ea34cc0 rtc: ds1685: remo... |
468 |
if (unlikely(seconds >= 0xc0)) |
aaaf5fbf5 rtc: add driver f... |
469 |
seconds = 0xff; |
39ea34cc0 rtc: ds1685: remo... |
470 |
if (unlikely(minutes >= 0xc0)) |
aaaf5fbf5 rtc: add driver f... |
471 |
minutes = 0xff; |
39ea34cc0 rtc: ds1685: remo... |
472 |
if (unlikely(hours >= 0xc0)) |
aaaf5fbf5 rtc: add driver f... |
473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 |
hours = 0xff; alrm->time.tm_mon = -1; alrm->time.tm_year = -1; alrm->time.tm_wday = -1; alrm->time.tm_yday = -1; alrm->time.tm_isdst = -1; /* Disable the alarm interrupt first. */ ds1685_rtc_begin_data_access(rtc); ctrlb = rtc->read(rtc, RTC_CTRL_B); rtc->write(rtc, RTC_CTRL_B, (ctrlb & ~(RTC_CTRL_B_AIE))); /* Read ctrlc to clear RTC_CTRL_C_AF. */ rtc->read(rtc, RTC_CTRL_C); /* * Set the data mode to use and store the time values in the * RTC registers. */ ctrlb = rtc->read(rtc, RTC_CTRL_B); if (rtc->bcd_mode) ctrlb &= ~(RTC_CTRL_B_DM); else ctrlb |= RTC_CTRL_B_DM; rtc->write(rtc, RTC_CTRL_B, ctrlb); rtc->write(rtc, RTC_SECS_ALARM, seconds); rtc->write(rtc, RTC_MINS_ALARM, minutes); rtc->write(rtc, RTC_HRS_ALARM, hours); rtc->write(rtc, RTC_MDAY_ALARM, mday); /* Re-enable the alarm if needed. */ if (alrm->enabled) { ctrlb = rtc->read(rtc, RTC_CTRL_B); ctrlb |= RTC_CTRL_B_AIE; rtc->write(rtc, RTC_CTRL_B, ctrlb); } /* Done! */ ds1685_rtc_end_data_access(rtc); return 0; } /* ----------------------------------------------------------------------- */ /* ----------------------------------------------------------------------- */ /* /dev/rtcX Interface functions */ |
aaaf5fbf5 rtc: add driver f... |
521 522 523 524 525 526 527 528 529 |
/** * ds1685_rtc_alarm_irq_enable - replaces ioctl() RTC_AIE on/off. * @dev: pointer to device structure. * @enabled: flag indicating whether to enable or disable. */ static int ds1685_rtc_alarm_irq_enable(struct device *dev, unsigned int enabled) { struct ds1685_priv *rtc = dev_get_drvdata(dev); |
aaaf5fbf5 rtc: add driver f... |
530 531 532 533 534 535 536 537 538 539 540 |
/* Flip the requisite interrupt-enable bit. */ if (enabled) rtc->write(rtc, RTC_CTRL_B, (rtc->read(rtc, RTC_CTRL_B) | RTC_CTRL_B_AIE)); else rtc->write(rtc, RTC_CTRL_B, (rtc->read(rtc, RTC_CTRL_B) & ~(RTC_CTRL_B_AIE))); /* Read Control C to clear all the flag bits. */ rtc->read(rtc, RTC_CTRL_C); |
aaaf5fbf5 rtc: add driver f... |
541 542 543 |
return 0; } |
aaaf5fbf5 rtc: add driver f... |
544 545 546 547 |
/* ----------------------------------------------------------------------- */ /* ----------------------------------------------------------------------- */ |
3b6bddda2 rtc: ds1685: use ... |
548 |
/* IRQ handler */ |
aaaf5fbf5 rtc: add driver f... |
549 550 |
/** |
3b6bddda2 rtc: ds1685: use ... |
551 552 553 |
* ds1685_rtc_extended_irq - take care of extended interrupts * @rtc: pointer to the ds1685 rtc structure. * @pdev: platform device pointer. |
aaaf5fbf5 rtc: add driver f... |
554 555 |
*/ static void |
3b6bddda2 rtc: ds1685: use ... |
556 |
ds1685_rtc_extended_irq(struct ds1685_priv *rtc, struct platform_device *pdev) |
aaaf5fbf5 rtc: add driver f... |
557 |
{ |
aaaf5fbf5 rtc: add driver f... |
558 |
u8 ctrl4a, ctrl4b; |
aaaf5fbf5 rtc: add driver f... |
559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 |
ds1685_rtc_switch_to_bank1(rtc); ctrl4a = rtc->read(rtc, RTC_EXT_CTRL_4A); ctrl4b = rtc->read(rtc, RTC_EXT_CTRL_4B); /* * Check for a kickstart interrupt. With Vcc applied, this * typically means that the power button was pressed, so we * begin the shutdown sequence. */ if ((ctrl4b & RTC_CTRL_4B_KSE) && (ctrl4a & RTC_CTRL_4A_KF)) { /* Briefly disable kickstarts to debounce button presses. */ rtc->write(rtc, RTC_EXT_CTRL_4B, (rtc->read(rtc, RTC_EXT_CTRL_4B) & ~(RTC_CTRL_4B_KSE))); /* Clear the kickstart flag. */ rtc->write(rtc, RTC_EXT_CTRL_4A, (ctrl4a & ~(RTC_CTRL_4A_KF))); /* * Sleep 500ms before re-enabling kickstarts. This allows * adequate time to avoid reading signal jitter as additional * button presses. */ msleep(500); rtc->write(rtc, RTC_EXT_CTRL_4B, (rtc->read(rtc, RTC_EXT_CTRL_4B) | RTC_CTRL_4B_KSE)); /* Call the platform pre-poweroff function. Else, shutdown. */ if (rtc->prepare_poweroff != NULL) rtc->prepare_poweroff(); else ds1685_rtc_poweroff(pdev); } /* * Check for a wake-up interrupt. With Vcc applied, this is * essentially a second alarm interrupt, except it takes into * account the 'date' register in bank1 in addition to the * standard three alarm registers. */ if ((ctrl4b & RTC_CTRL_4B_WIE) && (ctrl4a & RTC_CTRL_4A_WF)) { rtc->write(rtc, RTC_EXT_CTRL_4A, (ctrl4a & ~(RTC_CTRL_4A_WF))); /* Call the platform wake_alarm function if defined. */ if (rtc->wake_alarm != NULL) rtc->wake_alarm(); else dev_warn(&pdev->dev, "Wake Alarm IRQ just occurred! "); } /* * Check for a ram-clear interrupt. This happens if RIE=1 and RF=0 * when RCE=1 in 4B. This clears all NVRAM bytes in bank0 by setting * each byte to a logic 1. This has no effect on any extended * NV-SRAM that might be present, nor on the time/calendar/alarm * registers. After a ram-clear is completed, there is a minimum * recovery time of ~150ms in which all reads/writes are locked out. * NOTE: A ram-clear can still occur if RCE=1 and RIE=0. We cannot * catch this scenario. */ if ((ctrl4b & RTC_CTRL_4B_RIE) && (ctrl4a & RTC_CTRL_4A_RF)) { rtc->write(rtc, RTC_EXT_CTRL_4A, (ctrl4a & ~(RTC_CTRL_4A_RF))); msleep(150); /* Call the platform post_ram_clear function if defined. */ if (rtc->post_ram_clear != NULL) rtc->post_ram_clear(); else dev_warn(&pdev->dev, "RAM-Clear IRQ just occurred! "); } ds1685_rtc_switch_to_bank0(rtc); |
3b6bddda2 rtc: ds1685: use ... |
639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 |
} /** * ds1685_rtc_irq_handler - IRQ handler. * @irq: IRQ number. * @dev_id: platform device pointer. */ static irqreturn_t ds1685_rtc_irq_handler(int irq, void *dev_id) { struct platform_device *pdev = dev_id; struct ds1685_priv *rtc = platform_get_drvdata(pdev); struct mutex *rtc_mutex; u8 ctrlb, ctrlc; unsigned long events = 0; u8 num_irqs = 0; /* Abort early if the device isn't ready yet (i.e., DEBUG_SHIRQ). */ if (unlikely(!rtc)) return IRQ_HANDLED; rtc_mutex = &rtc->dev->ops_lock; mutex_lock(rtc_mutex); /* Ctrlb holds the interrupt-enable bits and ctrlc the flag bits. */ ctrlb = rtc->read(rtc, RTC_CTRL_B); ctrlc = rtc->read(rtc, RTC_CTRL_C); /* Is the IRQF bit set? */ if (likely(ctrlc & RTC_CTRL_C_IRQF)) { /* * We need to determine if it was one of the standard * events: PF, AF, or UF. If so, we handle them and * update the RTC core. */ if (likely(ctrlc & RTC_CTRL_B_PAU_MASK)) { events = RTC_IRQF; /* Check for a periodic interrupt. */ if ((ctrlb & RTC_CTRL_B_PIE) && (ctrlc & RTC_CTRL_C_PF)) { events |= RTC_PF; num_irqs++; } /* Check for an alarm interrupt. */ if ((ctrlb & RTC_CTRL_B_AIE) && (ctrlc & RTC_CTRL_C_AF)) { events |= RTC_AF; num_irqs++; } |
aaaf5fbf5 rtc: add driver f... |
690 |
|
3b6bddda2 rtc: ds1685: use ... |
691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 |
/* Check for an update interrupt. */ if ((ctrlb & RTC_CTRL_B_UIE) && (ctrlc & RTC_CTRL_C_UF)) { events |= RTC_UF; num_irqs++; } } else { /* * One of the "extended" interrupts was received that * is not recognized by the RTC core. */ ds1685_rtc_extended_irq(rtc, pdev); } } rtc_update_irq(rtc->dev, num_irqs, events); |
aaaf5fbf5 rtc: add driver f... |
706 |
mutex_unlock(rtc_mutex); |
3b6bddda2 rtc: ds1685: use ... |
707 708 |
return events ? IRQ_HANDLED : IRQ_NONE; |
aaaf5fbf5 rtc: add driver f... |
709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 |
} /* ----------------------------------------------------------------------- */ /* ----------------------------------------------------------------------- */ /* ProcFS interface */ #ifdef CONFIG_PROC_FS #define NUM_REGS 6 /* Num of control registers. */ #define NUM_BITS 8 /* Num bits per register. */ #define NUM_SPACES 4 /* Num spaces between each bit. */ /* * Periodic Interrupt Rates. */ static const char *ds1685_rtc_pirq_rate[16] = { "none", "3.90625ms", "7.8125ms", "0.122070ms", "0.244141ms", "0.488281ms", "0.9765625ms", "1.953125ms", "3.90625ms", "7.8125ms", "15.625ms", "31.25ms", "62.5ms", "125ms", "250ms", "500ms" }; /* * Square-Wave Output Frequencies. */ static const char *ds1685_rtc_sqw_freq[16] = { "none", "256Hz", "128Hz", "8192Hz", "4096Hz", "2048Hz", "1024Hz", "512Hz", "256Hz", "128Hz", "64Hz", "32Hz", "16Hz", "8Hz", "4Hz", "2Hz" }; |
aaaf5fbf5 rtc: add driver f... |
737 738 739 740 741 742 743 744 |
/** * ds1685_rtc_proc - procfs access function. * @dev: pointer to device structure. * @seq: pointer to seq_file structure. */ static int ds1685_rtc_proc(struct device *dev, struct seq_file *seq) { |
6f5b390b3 rtc: ds1685: simp... |
745 |
struct ds1685_priv *rtc = dev_get_drvdata(dev); |
474015804 rtc: ds1685: remo... |
746 |
u8 ctrla, ctrlb, ctrld, ctrl4a, ctrl4b, ssn[8]; |
52ef84d56 drivers/rtc/rtc-d... |
747 |
char *model; |
aaaf5fbf5 rtc: add driver f... |
748 749 750 751 752 753 |
/* Read all the relevant data from the control registers. */ ds1685_rtc_switch_to_bank1(rtc); ds1685_rtc_get_ssn(rtc, ssn); ctrla = rtc->read(rtc, RTC_CTRL_A); ctrlb = rtc->read(rtc, RTC_CTRL_B); |
aaaf5fbf5 rtc: add driver f... |
754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 |
ctrld = rtc->read(rtc, RTC_CTRL_D); ctrl4a = rtc->read(rtc, RTC_EXT_CTRL_4A); ctrl4b = rtc->read(rtc, RTC_EXT_CTRL_4B); ds1685_rtc_switch_to_bank0(rtc); /* Determine the RTC model. */ switch (ssn[0]) { case RTC_MODEL_DS1685: model = "DS1685/DS1687\0"; break; case RTC_MODEL_DS1689: model = "DS1689/DS1693\0"; break; case RTC_MODEL_DS17285: model = "DS17285/DS17287\0"; break; case RTC_MODEL_DS17485: model = "DS17485/DS17487\0"; break; case RTC_MODEL_DS17885: model = "DS17885/DS17887\0"; break; default: model = "Unknown\0"; break; } /* Print out the information. */ seq_printf(seq, "Model\t\t: %s " "Oscillator\t: %s " "12/24hr\t\t: %s " "DST\t\t: %s " "Data mode\t: %s " "Battery\t\t: %s " "Aux batt\t: %s " "Update IRQ\t: %s " "Periodic IRQ\t: %s " "Periodic Rate\t: %s " "SQW Freq\t: %s " |
ff67abd23 rtc: use %ph for ... |
805 806 |
"Serial #\t: %8phC ", |
aaaf5fbf5 rtc: add driver f... |
807 808 809 810 811 812 813 814 815 816 817 818 819 |
model, ((ctrla & RTC_CTRL_A_DV1) ? "enabled" : "disabled"), ((ctrlb & RTC_CTRL_B_2412) ? "24-hour" : "12-hour"), ((ctrlb & RTC_CTRL_B_DSE) ? "enabled" : "disabled"), ((ctrlb & RTC_CTRL_B_DM) ? "binary" : "BCD"), ((ctrld & RTC_CTRL_D_VRT) ? "ok" : "exhausted or n/a"), ((ctrl4a & RTC_CTRL_4A_VRT2) ? "ok" : "exhausted or n/a"), ((ctrlb & RTC_CTRL_B_UIE) ? "yes" : "no"), ((ctrlb & RTC_CTRL_B_PIE) ? "yes" : "no"), (!(ctrl4b & RTC_CTRL_4B_E32K) ? ds1685_rtc_pirq_rate[(ctrla & RTC_CTRL_A_RS_MASK)] : "none"), (!((ctrl4b & RTC_CTRL_4B_E32K)) ? ds1685_rtc_sqw_freq[(ctrla & RTC_CTRL_A_RS_MASK)] : "32768Hz"), |
ff67abd23 rtc: use %ph for ... |
820 |
ssn); |
aaaf5fbf5 rtc: add driver f... |
821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 |
return 0; } #else #define ds1685_rtc_proc NULL #endif /* CONFIG_PROC_FS */ /* ----------------------------------------------------------------------- */ /* ----------------------------------------------------------------------- */ /* RTC Class operations */ static const struct rtc_class_ops ds1685_rtc_ops = { .proc = ds1685_rtc_proc, .read_time = ds1685_rtc_read_time, .set_time = ds1685_rtc_set_time, .read_alarm = ds1685_rtc_read_alarm, .set_alarm = ds1685_rtc_set_alarm, .alarm_irq_enable = ds1685_rtc_alarm_irq_enable, }; /* ----------------------------------------------------------------------- */ |
482419e12 rtc: ds1685: use ... |
842 843 |
static int ds1685_nvram_read(void *priv, unsigned int pos, void *val, size_t size) |
aaaf5fbf5 rtc: add driver f... |
844 |
{ |
482419e12 rtc: ds1685: use ... |
845 |
struct ds1685_priv *rtc = priv; |
3b6bddda2 rtc: ds1685: use ... |
846 |
struct mutex *rtc_mutex = &rtc->dev->ops_lock; |
aaaf5fbf5 rtc: add driver f... |
847 |
ssize_t count; |
482419e12 rtc: ds1685: use ... |
848 |
u8 *buf = val; |
3b6bddda2 rtc: ds1685: use ... |
849 850 851 852 853 |
int err; err = mutex_lock_interruptible(rtc_mutex); if (err) return err; |
aaaf5fbf5 rtc: add driver f... |
854 |
|
aaaf5fbf5 rtc: add driver f... |
855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 |
ds1685_rtc_switch_to_bank0(rtc); /* Read NVRAM in time and bank0 registers. */ for (count = 0; size > 0 && pos < NVRAM_TOTAL_SZ_BANK0; count++, size--) { if (count < NVRAM_SZ_TIME) *buf++ = rtc->read(rtc, (NVRAM_TIME_BASE + pos++)); else *buf++ = rtc->read(rtc, (NVRAM_BANK0_BASE + pos++)); } #ifndef CONFIG_RTC_DRV_DS1689 if (size > 0) { ds1685_rtc_switch_to_bank1(rtc); #ifndef CONFIG_RTC_DRV_DS1685 /* Enable burst-mode on DS17x85/DS17x87 */ rtc->write(rtc, RTC_EXT_CTRL_4A, (rtc->read(rtc, RTC_EXT_CTRL_4A) | RTC_CTRL_4A_BME)); /* We need one write to RTC_BANK1_RAM_ADDR_LSB to start * reading with burst-mode */ rtc->write(rtc, RTC_BANK1_RAM_ADDR_LSB, (pos - NVRAM_TOTAL_SZ_BANK0)); #endif /* Read NVRAM in bank1 registers. */ for (count = 0; size > 0 && pos < NVRAM_TOTAL_SZ; count++, size--) { #ifdef CONFIG_RTC_DRV_DS1685 /* DS1685/DS1687 has to write to RTC_BANK1_RAM_ADDR * before each read. */ rtc->write(rtc, RTC_BANK1_RAM_ADDR, (pos - NVRAM_TOTAL_SZ_BANK0)); #endif *buf++ = rtc->read(rtc, RTC_BANK1_RAM_DATA_PORT); pos++; } #ifndef CONFIG_RTC_DRV_DS1685 /* Disable burst-mode on DS17x85/DS17x87 */ rtc->write(rtc, RTC_EXT_CTRL_4A, (rtc->read(rtc, RTC_EXT_CTRL_4A) & ~(RTC_CTRL_4A_BME))); #endif ds1685_rtc_switch_to_bank0(rtc); } #endif /* !CONFIG_RTC_DRV_DS1689 */ |
3b6bddda2 rtc: ds1685: use ... |
904 |
mutex_unlock(rtc_mutex); |
aaaf5fbf5 rtc: add driver f... |
905 |
|
482419e12 rtc: ds1685: use ... |
906 |
return 0; |
aaaf5fbf5 rtc: add driver f... |
907 |
} |
482419e12 rtc: ds1685: use ... |
908 909 |
static int ds1685_nvram_write(void *priv, unsigned int pos, void *val, size_t size) |
aaaf5fbf5 rtc: add driver f... |
910 |
{ |
482419e12 rtc: ds1685: use ... |
911 |
struct ds1685_priv *rtc = priv; |
3b6bddda2 rtc: ds1685: use ... |
912 |
struct mutex *rtc_mutex = &rtc->dev->ops_lock; |
aaaf5fbf5 rtc: add driver f... |
913 |
ssize_t count; |
482419e12 rtc: ds1685: use ... |
914 |
u8 *buf = val; |
3b6bddda2 rtc: ds1685: use ... |
915 916 917 918 919 |
int err; err = mutex_lock_interruptible(rtc_mutex); if (err) return err; |
aaaf5fbf5 rtc: add driver f... |
920 |
|
aaaf5fbf5 rtc: add driver f... |
921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 |
ds1685_rtc_switch_to_bank0(rtc); /* Write NVRAM in time and bank0 registers. */ for (count = 0; size > 0 && pos < NVRAM_TOTAL_SZ_BANK0; count++, size--) if (count < NVRAM_SZ_TIME) rtc->write(rtc, (NVRAM_TIME_BASE + pos++), *buf++); else rtc->write(rtc, (NVRAM_BANK0_BASE), *buf++); #ifndef CONFIG_RTC_DRV_DS1689 if (size > 0) { ds1685_rtc_switch_to_bank1(rtc); #ifndef CONFIG_RTC_DRV_DS1685 /* Enable burst-mode on DS17x85/DS17x87 */ rtc->write(rtc, RTC_EXT_CTRL_4A, (rtc->read(rtc, RTC_EXT_CTRL_4A) | RTC_CTRL_4A_BME)); /* We need one write to RTC_BANK1_RAM_ADDR_LSB to start * writing with burst-mode */ rtc->write(rtc, RTC_BANK1_RAM_ADDR_LSB, (pos - NVRAM_TOTAL_SZ_BANK0)); #endif /* Write NVRAM in bank1 registers. */ for (count = 0; size > 0 && pos < NVRAM_TOTAL_SZ; count++, size--) { #ifdef CONFIG_RTC_DRV_DS1685 /* DS1685/DS1687 has to write to RTC_BANK1_RAM_ADDR * before each read. */ rtc->write(rtc, RTC_BANK1_RAM_ADDR, (pos - NVRAM_TOTAL_SZ_BANK0)); #endif rtc->write(rtc, RTC_BANK1_RAM_DATA_PORT, *buf++); pos++; } #ifndef CONFIG_RTC_DRV_DS1685 /* Disable burst-mode on DS17x85/DS17x87 */ rtc->write(rtc, RTC_EXT_CTRL_4A, (rtc->read(rtc, RTC_EXT_CTRL_4A) & ~(RTC_CTRL_4A_BME))); #endif ds1685_rtc_switch_to_bank0(rtc); } #endif /* !CONFIG_RTC_DRV_DS1689 */ |
3b6bddda2 rtc: ds1685: use ... |
970 |
mutex_unlock(rtc_mutex); |
aaaf5fbf5 rtc: add driver f... |
971 |
|
482419e12 rtc: ds1685: use ... |
972 |
return 0; |
aaaf5fbf5 rtc: add driver f... |
973 |
} |
482419e12 rtc: ds1685: use ... |
974 975 |
/* ----------------------------------------------------------------------- */ /* SysFS interface */ |
aaaf5fbf5 rtc: add driver f... |
976 977 978 979 980 981 982 983 984 985 986 |
/** * ds1685_rtc_sysfs_battery_show - sysfs file for main battery status. * @dev: pointer to device structure. * @attr: pointer to device_attribute structure. * @buf: pointer to char array to hold the output. */ static ssize_t ds1685_rtc_sysfs_battery_show(struct device *dev, struct device_attribute *attr, char *buf) { |
692802d26 rtc: ds1685: fix ... |
987 |
struct ds1685_priv *rtc = dev_get_drvdata(dev->parent); |
aaaf5fbf5 rtc: add driver f... |
988 989 990 |
u8 ctrld; ctrld = rtc->read(rtc, RTC_CTRL_D); |
9c25a106c rtc: ds1685: don'... |
991 992 |
return sprintf(buf, "%s ", |
aaaf5fbf5 rtc: add driver f... |
993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 |
(ctrld & RTC_CTRL_D_VRT) ? "ok" : "not ok or N/A"); } static DEVICE_ATTR(battery, S_IRUGO, ds1685_rtc_sysfs_battery_show, NULL); /** * ds1685_rtc_sysfs_auxbatt_show - sysfs file for aux battery status. * @dev: pointer to device structure. * @attr: pointer to device_attribute structure. * @buf: pointer to char array to hold the output. */ static ssize_t ds1685_rtc_sysfs_auxbatt_show(struct device *dev, struct device_attribute *attr, char *buf) { |
692802d26 rtc: ds1685: fix ... |
1007 |
struct ds1685_priv *rtc = dev_get_drvdata(dev->parent); |
aaaf5fbf5 rtc: add driver f... |
1008 1009 1010 1011 1012 |
u8 ctrl4a; ds1685_rtc_switch_to_bank1(rtc); ctrl4a = rtc->read(rtc, RTC_EXT_CTRL_4A); ds1685_rtc_switch_to_bank0(rtc); |
9c25a106c rtc: ds1685: don'... |
1013 1014 |
return sprintf(buf, "%s ", |
aaaf5fbf5 rtc: add driver f... |
1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 |
(ctrl4a & RTC_CTRL_4A_VRT2) ? "ok" : "not ok or N/A"); } static DEVICE_ATTR(auxbatt, S_IRUGO, ds1685_rtc_sysfs_auxbatt_show, NULL); /** * ds1685_rtc_sysfs_serial_show - sysfs file for silicon serial number. * @dev: pointer to device structure. * @attr: pointer to device_attribute structure. * @buf: pointer to char array to hold the output. */ static ssize_t ds1685_rtc_sysfs_serial_show(struct device *dev, struct device_attribute *attr, char *buf) { |
692802d26 rtc: ds1685: fix ... |
1029 |
struct ds1685_priv *rtc = dev_get_drvdata(dev->parent); |
aaaf5fbf5 rtc: add driver f... |
1030 1031 1032 1033 1034 |
u8 ssn[8]; ds1685_rtc_switch_to_bank1(rtc); ds1685_rtc_get_ssn(rtc, ssn); ds1685_rtc_switch_to_bank0(rtc); |
9c25a106c rtc: ds1685: don'... |
1035 1036 |
return sprintf(buf, "%8phC ", ssn); |
aaaf5fbf5 rtc: add driver f... |
1037 1038 |
} static DEVICE_ATTR(serial, S_IRUGO, ds1685_rtc_sysfs_serial_show, NULL); |
4ed3f1b8c rtc: ds1685: fix ... |
1039 |
/* |
aaaf5fbf5 rtc: add driver f... |
1040 1041 1042 1043 1044 1045 1046 1047 1048 |
* struct ds1685_rtc_sysfs_misc_attrs - list for misc RTC features. */ static struct attribute* ds1685_rtc_sysfs_misc_attrs[] = { &dev_attr_battery.attr, &dev_attr_auxbatt.attr, &dev_attr_serial.attr, NULL, }; |
4ed3f1b8c rtc: ds1685: fix ... |
1049 |
/* |
aaaf5fbf5 rtc: add driver f... |
1050 1051 1052 1053 1054 1055 1056 |
* struct ds1685_rtc_sysfs_misc_grp - attr group for misc RTC features. */ static const struct attribute_group ds1685_rtc_sysfs_misc_grp = { .name = "misc", .attrs = ds1685_rtc_sysfs_misc_attrs, }; |
aaaf5fbf5 rtc: add driver f... |
1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 |
/* ----------------------------------------------------------------------- */ /* Driver Probe/Removal */ /** * ds1685_rtc_probe - initializes rtc driver. * @pdev: pointer to platform_device structure. */ static int ds1685_rtc_probe(struct platform_device *pdev) { struct rtc_device *rtc_dev; |
aaaf5fbf5 rtc: add driver f... |
1068 1069 1070 1071 1072 |
struct ds1685_priv *rtc; struct ds1685_rtc_platform_data *pdata; u8 ctrla, ctrlb, hours; unsigned char am_pm; int ret = 0; |
482419e12 rtc: ds1685: use ... |
1073 1074 1075 1076 1077 1078 |
struct nvmem_config nvmem_cfg = { .name = "ds1685_nvram", .size = NVRAM_TOTAL_SZ, .reg_read = ds1685_nvram_read, .reg_write = ds1685_nvram_write, }; |
aaaf5fbf5 rtc: add driver f... |
1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 |
/* Get the platform data. */ pdata = (struct ds1685_rtc_platform_data *) pdev->dev.platform_data; if (!pdata) return -ENODEV; /* Allocate memory for the rtc device. */ rtc = devm_kzalloc(&pdev->dev, sizeof(*rtc), GFP_KERNEL); if (!rtc) return -ENOMEM; |
299b61011 rtc: ds1685: add ... |
1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 |
/* Setup resources and access functions */ switch (pdata->access_type) { case ds1685_reg_direct: rtc->regs = devm_platform_ioremap_resource(pdev, 0); if (IS_ERR(rtc->regs)) return PTR_ERR(rtc->regs); rtc->read = ds1685_read; rtc->write = ds1685_write; break; case ds1685_reg_indirect: |
af818031f rtc: ds1685: use ... |
1099 1100 1101 |
rtc->regs = devm_platform_ioremap_resource(pdev, 0); if (IS_ERR(rtc->regs)) return PTR_ERR(rtc->regs); |
299b61011 rtc: ds1685: add ... |
1102 1103 1104 1105 1106 1107 |
rtc->data = devm_platform_ioremap_resource(pdev, 1); if (IS_ERR(rtc->data)) return PTR_ERR(rtc->data); rtc->read = ds1685_indirect_read; rtc->write = ds1685_indirect_write; break; |
aaaf5fbf5 rtc: add driver f... |
1108 |
} |
aaaf5fbf5 rtc: add driver f... |
1109 |
|
299b61011 rtc: ds1685: add ... |
1110 1111 |
if (!rtc->read || !rtc->write) return -ENXIO; |
aaaf5fbf5 rtc: add driver f... |
1112 1113 1114 1115 1116 |
/* Get the register step size. */ if (pdata->regstep > 0) rtc->regstep = pdata->regstep; else rtc->regstep = 1; |
aaaf5fbf5 rtc: add driver f... |
1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 |
/* Platform pre-shutdown function, if defined. */ if (pdata->plat_prepare_poweroff) rtc->prepare_poweroff = pdata->plat_prepare_poweroff; /* Platform wake_alarm function, if defined. */ if (pdata->plat_wake_alarm) rtc->wake_alarm = pdata->plat_wake_alarm; /* Platform post_ram_clear function, if defined. */ if (pdata->plat_post_ram_clear) rtc->post_ram_clear = pdata->plat_post_ram_clear; |
3b6bddda2 rtc: ds1685: use ... |
1128 |
/* set the driver data. */ |
aaaf5fbf5 rtc: add driver f... |
1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 |
platform_set_drvdata(pdev, rtc); /* Turn the oscillator on if is not already on (DV1 = 1). */ ctrla = rtc->read(rtc, RTC_CTRL_A); if (!(ctrla & RTC_CTRL_A_DV1)) ctrla |= RTC_CTRL_A_DV1; /* Enable the countdown chain (DV2 = 0) */ ctrla &= ~(RTC_CTRL_A_DV2); /* Clear RS3-RS0 in Control A. */ ctrla &= ~(RTC_CTRL_A_RS_MASK); /* * All done with Control A. Switch to Bank 1 for the remainder of * the RTC setup so we have access to the extended functions. */ ctrla |= RTC_CTRL_A_DV0; rtc->write(rtc, RTC_CTRL_A, ctrla); /* Default to 32768kHz output. */ rtc->write(rtc, RTC_EXT_CTRL_4B, (rtc->read(rtc, RTC_EXT_CTRL_4B) | RTC_CTRL_4B_E32K)); /* Set the SET bit in Control B so we can do some housekeeping. */ rtc->write(rtc, RTC_CTRL_B, (rtc->read(rtc, RTC_CTRL_B) | RTC_CTRL_B_SET)); /* Read Ext Ctrl 4A and check the INCR bit to avoid a lockout. */ while (rtc->read(rtc, RTC_EXT_CTRL_4A) & RTC_CTRL_4A_INCR) cpu_relax(); /* * If the platform supports BCD mode, then set DM=0 in Control B. * Otherwise, set DM=1 for BIN mode. */ ctrlb = rtc->read(rtc, RTC_CTRL_B); if (pdata->bcd_mode) ctrlb &= ~(RTC_CTRL_B_DM); else ctrlb |= RTC_CTRL_B_DM; rtc->bcd_mode = pdata->bcd_mode; /* * Disable Daylight Savings Time (DSE = 0). * The RTC has hardcoded timezone information that is rendered * obselete. We'll let the OS deal with DST settings instead. */ if (ctrlb & RTC_CTRL_B_DSE) ctrlb &= ~(RTC_CTRL_B_DSE); /* Force 24-hour mode (2412 = 1). */ if (!(ctrlb & RTC_CTRL_B_2412)) { /* Reinitialize the time hours. */ hours = rtc->read(rtc, RTC_HRS); am_pm = hours & RTC_HRS_AMPM_MASK; hours = ds1685_rtc_bcd2bin(rtc, hours, RTC_HRS_12_BCD_MASK, RTC_HRS_12_BIN_MASK); hours = ((hours == 12) ? 0 : ((am_pm) ? hours + 12 : hours)); /* Enable 24-hour mode. */ ctrlb |= RTC_CTRL_B_2412; /* Write back to Control B, including DM & DSE bits. */ rtc->write(rtc, RTC_CTRL_B, ctrlb); /* Write the time hours back. */ rtc->write(rtc, RTC_HRS, ds1685_rtc_bin2bcd(rtc, hours, RTC_HRS_24_BIN_MASK, RTC_HRS_24_BCD_MASK)); /* Reinitialize the alarm hours. */ hours = rtc->read(rtc, RTC_HRS_ALARM); am_pm = hours & RTC_HRS_AMPM_MASK; hours = ds1685_rtc_bcd2bin(rtc, hours, RTC_HRS_12_BCD_MASK, RTC_HRS_12_BIN_MASK); hours = ((hours == 12) ? 0 : ((am_pm) ? hours + 12 : hours)); /* Write the alarm hours back. */ rtc->write(rtc, RTC_HRS_ALARM, ds1685_rtc_bin2bcd(rtc, hours, RTC_HRS_24_BIN_MASK, RTC_HRS_24_BCD_MASK)); } else { /* 24-hour mode is already set, so write Control B back. */ rtc->write(rtc, RTC_CTRL_B, ctrlb); } /* Unset the SET bit in Control B so the RTC can update. */ rtc->write(rtc, RTC_CTRL_B, (rtc->read(rtc, RTC_CTRL_B) & ~(RTC_CTRL_B_SET))); /* Check the main battery. */ if (!(rtc->read(rtc, RTC_CTRL_D) & RTC_CTRL_D_VRT)) dev_warn(&pdev->dev, "Main battery is exhausted! RTC may be invalid! "); /* Check the auxillary battery. It is optional. */ if (!(rtc->read(rtc, RTC_EXT_CTRL_4A) & RTC_CTRL_4A_VRT2)) dev_warn(&pdev->dev, "Aux battery is exhausted or not available. "); /* Read Ctrl B and clear PIE/AIE/UIE. */ rtc->write(rtc, RTC_CTRL_B, (rtc->read(rtc, RTC_CTRL_B) & ~(RTC_CTRL_B_PAU_MASK))); /* Reading Ctrl C auto-clears PF/AF/UF. */ rtc->read(rtc, RTC_CTRL_C); /* Read Ctrl 4B and clear RIE/WIE/KSE. */ rtc->write(rtc, RTC_EXT_CTRL_4B, (rtc->read(rtc, RTC_EXT_CTRL_4B) & ~(RTC_CTRL_4B_RWK_MASK))); /* Clear RF/WF/KF in Ctrl 4A. */ rtc->write(rtc, RTC_EXT_CTRL_4A, (rtc->read(rtc, RTC_EXT_CTRL_4A) & ~(RTC_CTRL_4A_RWK_MASK))); /* * Re-enable KSE to handle power button events. We do not enable * WIE or RIE by default. */ rtc->write(rtc, RTC_EXT_CTRL_4B, (rtc->read(rtc, RTC_EXT_CTRL_4B) | RTC_CTRL_4B_KSE)); |
a2ae8323a rtc: ds1685: fix ... |
1255 1256 1257 1258 1259 |
rtc_dev = devm_rtc_allocate_device(&pdev->dev); if (IS_ERR(rtc_dev)) return PTR_ERR(rtc_dev); rtc_dev->ops = &ds1685_rtc_ops; |
c36b52ed1 rtc: ds1685: Add ... |
1260 1261 1262 |
/* Century bit is useless because leap year fails in 1900 and 2100 */ rtc_dev->range_min = RTC_TIMESTAMP_BEGIN_2000; rtc_dev->range_max = RTC_TIMESTAMP_END_2099; |
a2ae8323a rtc: ds1685: fix ... |
1263 1264 1265 1266 1267 1268 |
/* Maximum periodic rate is 8192Hz (0.122070ms). */ rtc_dev->max_user_freq = RTC_MAX_USER_FREQ; /* See if the platform doesn't support UIE. */ if (pdata->uie_unsupported) rtc_dev->uie_unsupported = 1; |
a2ae8323a rtc: ds1685: fix ... |
1269 1270 |
rtc->dev = rtc_dev; |
aaaf5fbf5 rtc: add driver f... |
1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 |
/* * Fetch the IRQ and setup the interrupt handler. * * Not all platforms have the IRQF pin tied to something. If not, the * RTC will still set the *IE / *F flags and raise IRQF in ctrlc, but * there won't be an automatic way of notifying the kernel about it, * unless ctrlc is explicitly polled. */ if (!pdata->no_irq) { ret = platform_get_irq(pdev, 0); |
3b6bddda2 rtc: ds1685: use ... |
1281 |
if (ret <= 0) |
aaaf5fbf5 rtc: add driver f... |
1282 |
return ret; |
3b6bddda2 rtc: ds1685: use ... |
1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 |
rtc->irq_num = ret; /* Request an IRQ. */ ret = devm_request_threaded_irq(&pdev->dev, rtc->irq_num, NULL, ds1685_rtc_irq_handler, IRQF_SHARED | IRQF_ONESHOT, pdev->name, pdev); /* Check to see if something came back. */ if (unlikely(ret)) { dev_warn(&pdev->dev, "RTC interrupt not available "); rtc->irq_num = 0; } |
aaaf5fbf5 rtc: add driver f... |
1299 1300 1301 1302 1303 |
} rtc->no_irq = pdata->no_irq; /* Setup complete. */ ds1685_rtc_switch_to_bank0(rtc); |
cfb74916e rtc: ds1685: use ... |
1304 |
ret = rtc_add_group(rtc_dev, &ds1685_rtc_sysfs_misc_grp); |
aaaf5fbf5 rtc: add driver f... |
1305 |
if (ret) |
a2ae8323a rtc: ds1685: fix ... |
1306 |
return ret; |
aaaf5fbf5 rtc: add driver f... |
1307 |
|
482419e12 rtc: ds1685: use ... |
1308 1309 1310 1311 1312 |
rtc_dev->nvram_old_abi = true; nvmem_cfg.priv = rtc; ret = rtc_nvmem_register(rtc_dev, &nvmem_cfg); if (ret) return ret; |
a2ae8323a rtc: ds1685: fix ... |
1313 |
return rtc_register_device(rtc_dev); |
aaaf5fbf5 rtc: add driver f... |
1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 |
} /** * ds1685_rtc_remove - removes rtc driver. * @pdev: pointer to platform_device structure. */ static int ds1685_rtc_remove(struct platform_device *pdev) { struct ds1685_priv *rtc = platform_get_drvdata(pdev); |
aaaf5fbf5 rtc: add driver f... |
1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 |
/* Read Ctrl B and clear PIE/AIE/UIE. */ rtc->write(rtc, RTC_CTRL_B, (rtc->read(rtc, RTC_CTRL_B) & ~(RTC_CTRL_B_PAU_MASK))); /* Reading Ctrl C auto-clears PF/AF/UF. */ rtc->read(rtc, RTC_CTRL_C); /* Read Ctrl 4B and clear RIE/WIE/KSE. */ rtc->write(rtc, RTC_EXT_CTRL_4B, (rtc->read(rtc, RTC_EXT_CTRL_4B) & ~(RTC_CTRL_4B_RWK_MASK))); /* Manually clear RF/WF/KF in Ctrl 4A. */ rtc->write(rtc, RTC_EXT_CTRL_4A, (rtc->read(rtc, RTC_EXT_CTRL_4A) & ~(RTC_CTRL_4A_RWK_MASK))); |
aaaf5fbf5 rtc: add driver f... |
1341 1342 |
return 0; } |
4ed3f1b8c rtc: ds1685: fix ... |
1343 |
/* |
aaaf5fbf5 rtc: add driver f... |
1344 1345 1346 1347 1348 |
* ds1685_rtc_driver - rtc driver properties. */ static struct platform_driver ds1685_rtc_driver = { .driver = { .name = "rtc-ds1685", |
aaaf5fbf5 rtc: add driver f... |
1349 1350 1351 1352 |
}, .probe = ds1685_rtc_probe, .remove = ds1685_rtc_remove, }; |
508db592e rtc: ds1685: Use ... |
1353 |
module_platform_driver(ds1685_rtc_driver); |
aaaf5fbf5 rtc: add driver f... |
1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 |
/* ----------------------------------------------------------------------- */ /* ----------------------------------------------------------------------- */ /* Poweroff function */ /** * ds1685_rtc_poweroff - uses the RTC chip to power the system off. * @pdev: pointer to platform_device structure. */ |
52ef84d56 drivers/rtc/rtc-d... |
1364 |
void __noreturn |
aaaf5fbf5 rtc: add driver f... |
1365 1366 1367 1368 1369 1370 1371 |
ds1685_rtc_poweroff(struct platform_device *pdev) { u8 ctrla, ctrl4a, ctrl4b; struct ds1685_priv *rtc; /* Check for valid RTC data, else, spin forever. */ if (unlikely(!pdev)) { |
a737e835e rtc: use more sta... |
1372 1373 |
pr_emerg("platform device data not available, spinning forever ... "); |
361c6ed6b rtc: ds1685: actu... |
1374 |
while(1); |
aaaf5fbf5 rtc: add driver f... |
1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 |
unreachable(); } else { /* Get the rtc data. */ rtc = platform_get_drvdata(pdev); /* * Disable our IRQ. We're powering down, so we're not * going to worry about cleaning up. Most of that should * have been taken care of by the shutdown scripts and this * is the final function call. */ if (!rtc->no_irq) disable_irq_nosync(rtc->irq_num); /* Oscillator must be on and the countdown chain enabled. */ ctrla = rtc->read(rtc, RTC_CTRL_A); ctrla |= RTC_CTRL_A_DV1; ctrla &= ~(RTC_CTRL_A_DV2); rtc->write(rtc, RTC_CTRL_A, ctrla); /* * Read Control 4A and check the status of the auxillary * battery. This must be present and working (VRT2 = 1) * for wakeup and kickstart functionality to be useful. */ ds1685_rtc_switch_to_bank1(rtc); ctrl4a = rtc->read(rtc, RTC_EXT_CTRL_4A); if (ctrl4a & RTC_CTRL_4A_VRT2) { /* Clear all of the interrupt flags on Control 4A. */ ctrl4a &= ~(RTC_CTRL_4A_RWK_MASK); rtc->write(rtc, RTC_EXT_CTRL_4A, ctrl4a); /* * The auxillary battery is present and working. * Enable extended functions (ABE=1), enable * wake-up (WIE=1), and enable kickstart (KSE=1) * in Control 4B. */ ctrl4b = rtc->read(rtc, RTC_EXT_CTRL_4B); ctrl4b |= (RTC_CTRL_4B_ABE | RTC_CTRL_4B_WIE | RTC_CTRL_4B_KSE); rtc->write(rtc, RTC_EXT_CTRL_4B, ctrl4b); } /* Set PAB to 1 in Control 4A to power the system down. */ dev_warn(&pdev->dev, "Powerdown. "); msleep(20); rtc->write(rtc, RTC_EXT_CTRL_4A, (ctrl4a | RTC_CTRL_4A_PAB)); /* Spin ... we do not switch back to bank0. */ |
19105f424 rtc: ds1685: actu... |
1427 |
while(1); |
aaaf5fbf5 rtc: add driver f... |
1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 |
unreachable(); } } EXPORT_SYMBOL(ds1685_rtc_poweroff); /* ----------------------------------------------------------------------- */ MODULE_AUTHOR("Joshua Kinard <kumba@gentoo.org>"); MODULE_AUTHOR("Matthias Fuchs <matthias.fuchs@esd-electronics.com>"); MODULE_DESCRIPTION("Dallas/Maxim DS1685/DS1687-series RTC driver"); MODULE_LICENSE("GPL"); |
aaaf5fbf5 rtc: add driver f... |
1439 |
MODULE_ALIAS("platform:rtc-ds1685"); |