Blame view
drivers/gpio/gpio-xgs-iproc.c
8.48 KB
6a41b6c5f gpio: Add xgs-ipr... |
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 |
// SPDX-License-Identifier: GPL-2.0 /* * Copyright (C) 2017 Broadcom */ #include <linux/gpio/driver.h> #include <linux/init.h> #include <linux/interrupt.h> #include <linux/io.h> #include <linux/irq.h> #include <linux/kernel.h> #include <linux/module.h> #include <linux/platform_device.h> #include <linux/spinlock.h> #define IPROC_CCA_INT_F_GPIOINT BIT(0) #define IPROC_CCA_INT_STS 0x20 #define IPROC_CCA_INT_MASK 0x24 #define IPROC_GPIO_CCA_DIN 0x0 #define IPROC_GPIO_CCA_DOUT 0x4 #define IPROC_GPIO_CCA_OUT_EN 0x8 #define IPROC_GPIO_CCA_INT_LEVEL 0x10 #define IPROC_GPIO_CCA_INT_LEVEL_MASK 0x14 #define IPROC_GPIO_CCA_INT_EVENT 0x18 #define IPROC_GPIO_CCA_INT_EVENT_MASK 0x1C #define IPROC_GPIO_CCA_INT_EDGE 0x24 struct iproc_gpio_chip { struct irq_chip irqchip; struct gpio_chip gc; spinlock_t lock; struct device *dev; void __iomem *base; void __iomem *intr; }; static inline struct iproc_gpio_chip * to_iproc_gpio(struct gpio_chip *gc) { return container_of(gc, struct iproc_gpio_chip, gc); } static void iproc_gpio_irq_ack(struct irq_data *d) { struct gpio_chip *gc = irq_data_get_irq_chip_data(d); struct iproc_gpio_chip *chip = to_iproc_gpio(gc); int pin = d->hwirq; unsigned long flags; u32 irq = d->irq; u32 irq_type, event_status = 0; spin_lock_irqsave(&chip->lock, flags); irq_type = irq_get_trigger_type(irq); if (irq_type & IRQ_TYPE_EDGE_BOTH) { event_status |= BIT(pin); writel_relaxed(event_status, chip->base + IPROC_GPIO_CCA_INT_EVENT); } spin_unlock_irqrestore(&chip->lock, flags); } static void iproc_gpio_irq_unmask(struct irq_data *d) { struct gpio_chip *gc = irq_data_get_irq_chip_data(d); struct iproc_gpio_chip *chip = to_iproc_gpio(gc); int pin = d->hwirq; unsigned long flags; u32 irq = d->irq; u32 int_mask, irq_type, event_mask; spin_lock_irqsave(&chip->lock, flags); irq_type = irq_get_trigger_type(irq); event_mask = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_EVENT_MASK); int_mask = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_LEVEL_MASK); if (irq_type & IRQ_TYPE_EDGE_BOTH) { event_mask |= 1 << pin; writel_relaxed(event_mask, chip->base + IPROC_GPIO_CCA_INT_EVENT_MASK); } else { int_mask |= 1 << pin; writel_relaxed(int_mask, chip->base + IPROC_GPIO_CCA_INT_LEVEL_MASK); } spin_unlock_irqrestore(&chip->lock, flags); } static void iproc_gpio_irq_mask(struct irq_data *d) { struct gpio_chip *gc = irq_data_get_irq_chip_data(d); struct iproc_gpio_chip *chip = to_iproc_gpio(gc); int pin = d->hwirq; unsigned long flags; u32 irq = d->irq; u32 irq_type, int_mask, event_mask; spin_lock_irqsave(&chip->lock, flags); irq_type = irq_get_trigger_type(irq); event_mask = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_EVENT_MASK); int_mask = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_LEVEL_MASK); if (irq_type & IRQ_TYPE_EDGE_BOTH) { event_mask &= ~BIT(pin); writel_relaxed(event_mask, chip->base + IPROC_GPIO_CCA_INT_EVENT_MASK); } else { int_mask &= ~BIT(pin); writel_relaxed(int_mask, chip->base + IPROC_GPIO_CCA_INT_LEVEL_MASK); } spin_unlock_irqrestore(&chip->lock, flags); } static int iproc_gpio_irq_set_type(struct irq_data *d, u32 type) { struct gpio_chip *gc = irq_data_get_irq_chip_data(d); struct iproc_gpio_chip *chip = to_iproc_gpio(gc); int pin = d->hwirq; unsigned long flags; u32 irq = d->irq; u32 event_pol, int_pol; int ret = 0; spin_lock_irqsave(&chip->lock, flags); switch (type & IRQ_TYPE_SENSE_MASK) { case IRQ_TYPE_EDGE_RISING: event_pol = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_EDGE); event_pol &= ~BIT(pin); writel_relaxed(event_pol, chip->base + IPROC_GPIO_CCA_INT_EDGE); break; case IRQ_TYPE_EDGE_FALLING: event_pol = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_EDGE); event_pol |= BIT(pin); writel_relaxed(event_pol, chip->base + IPROC_GPIO_CCA_INT_EDGE); break; case IRQ_TYPE_LEVEL_HIGH: int_pol = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_LEVEL); int_pol &= ~BIT(pin); writel_relaxed(int_pol, chip->base + IPROC_GPIO_CCA_INT_LEVEL); break; case IRQ_TYPE_LEVEL_LOW: int_pol = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_LEVEL); int_pol |= BIT(pin); writel_relaxed(int_pol, chip->base + IPROC_GPIO_CCA_INT_LEVEL); break; default: /* should not come here */ ret = -EINVAL; goto out_unlock; } if (type & IRQ_TYPE_LEVEL_MASK) irq_set_handler_locked(irq_get_irq_data(irq), handle_level_irq); else if (type & IRQ_TYPE_EDGE_BOTH) irq_set_handler_locked(irq_get_irq_data(irq), handle_edge_irq); out_unlock: spin_unlock_irqrestore(&chip->lock, flags); return ret; } static irqreturn_t iproc_gpio_irq_handler(int irq, void *data) { struct gpio_chip *gc = (struct gpio_chip *)data; struct iproc_gpio_chip *chip = to_iproc_gpio(gc); int bit; unsigned long int_bits = 0; u32 int_status; /* go through the entire GPIOs and handle all interrupts */ int_status = readl_relaxed(chip->intr + IPROC_CCA_INT_STS); if (int_status & IPROC_CCA_INT_F_GPIOINT) { u32 event, level; /* Get level and edge interrupts */ event = readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_EVENT_MASK); event &= readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_EVENT); level = readl_relaxed(chip->base + IPROC_GPIO_CCA_DIN); level ^= readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_LEVEL); level &= readl_relaxed(chip->base + IPROC_GPIO_CCA_INT_LEVEL_MASK); int_bits = level | event; for_each_set_bit(bit, &int_bits, gc->ngpio) generic_handle_irq(irq_linear_revmap(gc->irq.domain, bit)); } return int_bits ? IRQ_HANDLED : IRQ_NONE; } static int iproc_gpio_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; struct device_node *dn = pdev->dev.of_node; struct iproc_gpio_chip *chip; u32 num_gpios; int irq, ret; chip = devm_kzalloc(dev, sizeof(*chip), GFP_KERNEL); if (!chip) return -ENOMEM; chip->dev = dev; platform_set_drvdata(pdev, chip); spin_lock_init(&chip->lock); chip->base = devm_platform_ioremap_resource(pdev, 0); if (IS_ERR(chip->base)) return PTR_ERR(chip->base); ret = bgpio_init(&chip->gc, dev, 4, chip->base + IPROC_GPIO_CCA_DIN, chip->base + IPROC_GPIO_CCA_DOUT, NULL, chip->base + IPROC_GPIO_CCA_OUT_EN, NULL, 0); if (ret) { dev_err(dev, "unable to init GPIO chip "); return ret; } chip->gc.label = dev_name(dev); if (of_property_read_u32(dn, "ngpios", &num_gpios)) chip->gc.ngpio = num_gpios; irq = platform_get_irq(pdev, 0); if (irq > 0) { struct gpio_irq_chip *girq; struct irq_chip *irqc; u32 val; irqc = &chip->irqchip; irqc->name = dev_name(dev); irqc->irq_ack = iproc_gpio_irq_ack; irqc->irq_mask = iproc_gpio_irq_mask; irqc->irq_unmask = iproc_gpio_irq_unmask; irqc->irq_set_type = iproc_gpio_irq_set_type; chip->intr = devm_platform_ioremap_resource(pdev, 1); if (IS_ERR(chip->intr)) return PTR_ERR(chip->intr); /* Enable GPIO interrupts for CCA GPIO */ val = readl_relaxed(chip->intr + IPROC_CCA_INT_MASK); val |= IPROC_CCA_INT_F_GPIOINT; writel_relaxed(val, chip->intr + IPROC_CCA_INT_MASK); /* * Directly request the irq here instead of passing |
72780ce5f gpio: Drop the ch... |
255 |
* a flow-handler because the irq is shared. |
6a41b6c5f gpio: Add xgs-ipr... |
256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 |
*/ ret = devm_request_irq(dev, irq, iproc_gpio_irq_handler, IRQF_SHARED, chip->gc.label, &chip->gc); if (ret) { dev_err(dev, "Fail to request IRQ%d: %d ", irq, ret); return ret; } girq = &chip->gc.irq; girq->chip = irqc; /* This will let us handle the parent IRQ in the driver */ girq->parent_handler = NULL; girq->num_parents = 0; girq->parents = NULL; girq->default_type = IRQ_TYPE_NONE; girq->handler = handle_simple_irq; } ret = devm_gpiochip_add_data(dev, &chip->gc, chip); if (ret) { dev_err(dev, "unable to add GPIO chip "); return ret; } return 0; } |
9cc7a18bc gpio: xgs-iproc: ... |
284 |
static int iproc_gpio_remove(struct platform_device *pdev) |
6a41b6c5f gpio: Add xgs-ipr... |
285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 |
{ struct iproc_gpio_chip *chip; chip = platform_get_drvdata(pdev); if (!chip) return -ENODEV; if (chip->intr) { u32 val; val = readl_relaxed(chip->intr + IPROC_CCA_INT_MASK); val &= ~IPROC_CCA_INT_F_GPIOINT; writel_relaxed(val, chip->intr + IPROC_CCA_INT_MASK); } return 0; } |
5d682fa3d gpio: xgs-iproc: ... |
302 |
static const struct of_device_id bcm_iproc_gpio_of_match[] = { |
6a41b6c5f gpio: Add xgs-ipr... |
303 304 305 306 307 308 309 310 |
{ .compatible = "brcm,iproc-gpio-cca" }, {} }; MODULE_DEVICE_TABLE(of, bcm_iproc_gpio_of_match); static struct platform_driver bcm_iproc_gpio_driver = { .driver = { .name = "iproc-xgs-gpio", |
6a41b6c5f gpio: Add xgs-ipr... |
311 312 313 314 315 316 317 318 319 320 |
.of_match_table = bcm_iproc_gpio_of_match, }, .probe = iproc_gpio_probe, .remove = iproc_gpio_remove, }; module_platform_driver(bcm_iproc_gpio_driver); MODULE_DESCRIPTION("XGS IPROC GPIO driver"); MODULE_LICENSE("GPL v2"); |