Blame view
drivers/mfd/wm831x-irq.c
15 KB
2874c5fd2 treewide: Replace... |
1 |
// SPDX-License-Identifier: GPL-2.0-or-later |
7d4d0a3e7 mfd: Add WM831x i... |
2 3 4 5 6 7 |
/* * wm831x-irq.c -- Interrupt controller support for Wolfson WM831x PMICs * * Copyright 2009 Wolfson Microelectronics PLC. * * Author: Mark Brown <broonie@opensource.wolfsonmicro.com> |
7d4d0a3e7 mfd: Add WM831x i... |
8 9 10 11 12 |
*/ #include <linux/kernel.h> #include <linux/module.h> #include <linux/i2c.h> |
5fb4d38b1 mfd: Move WM831x ... |
13 |
#include <linux/irq.h> |
7d4d0a3e7 mfd: Add WM831x i... |
14 15 |
#include <linux/mfd/core.h> #include <linux/interrupt.h> |
cd99758ba mfd: Convert wm83... |
16 |
#include <linux/irqdomain.h> |
7d4d0a3e7 mfd: Add WM831x i... |
17 18 19 |
#include <linux/mfd/wm831x/core.h> #include <linux/mfd/wm831x/pdata.h> |
896060c76 ASoC: Use more id... |
20 |
#include <linux/mfd/wm831x/gpio.h> |
7d4d0a3e7 mfd: Add WM831x i... |
21 22 23 |
#include <linux/mfd/wm831x/irq.h> #include <linux/delay.h> |
7d4d0a3e7 mfd: Add WM831x i... |
24 25 26 27 |
struct wm831x_irq_data { int primary; int reg; int mask; |
7d4d0a3e7 mfd: Add WM831x i... |
28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 |
}; static struct wm831x_irq_data wm831x_irqs[] = { [WM831X_IRQ_TEMP_THW] = { .primary = WM831X_TEMP_INT, .reg = 1, .mask = WM831X_TEMP_THW_EINT, }, [WM831X_IRQ_GPIO_1] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP1_EINT, }, [WM831X_IRQ_GPIO_2] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP2_EINT, }, [WM831X_IRQ_GPIO_3] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP3_EINT, }, [WM831X_IRQ_GPIO_4] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP4_EINT, }, [WM831X_IRQ_GPIO_5] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP5_EINT, }, [WM831X_IRQ_GPIO_6] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP6_EINT, }, [WM831X_IRQ_GPIO_7] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP7_EINT, }, [WM831X_IRQ_GPIO_8] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP8_EINT, }, [WM831X_IRQ_GPIO_9] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP9_EINT, }, [WM831X_IRQ_GPIO_10] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP10_EINT, }, [WM831X_IRQ_GPIO_11] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP11_EINT, }, [WM831X_IRQ_GPIO_12] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP12_EINT, }, [WM831X_IRQ_GPIO_13] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP13_EINT, }, [WM831X_IRQ_GPIO_14] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP14_EINT, }, [WM831X_IRQ_GPIO_15] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP15_EINT, }, [WM831X_IRQ_GPIO_16] = { .primary = WM831X_GP_INT, .reg = 5, .mask = WM831X_GP16_EINT, }, [WM831X_IRQ_ON] = { .primary = WM831X_ON_PIN_INT, .reg = 1, .mask = WM831X_ON_PIN_EINT, }, [WM831X_IRQ_PPM_SYSLO] = { .primary = WM831X_PPM_INT, .reg = 1, .mask = WM831X_PPM_SYSLO_EINT, }, [WM831X_IRQ_PPM_PWR_SRC] = { .primary = WM831X_PPM_INT, .reg = 1, .mask = WM831X_PPM_PWR_SRC_EINT, }, [WM831X_IRQ_PPM_USB_CURR] = { .primary = WM831X_PPM_INT, .reg = 1, .mask = WM831X_PPM_USB_CURR_EINT, }, [WM831X_IRQ_WDOG_TO] = { .primary = WM831X_WDOG_INT, .reg = 1, .mask = WM831X_WDOG_TO_EINT, }, [WM831X_IRQ_RTC_PER] = { .primary = WM831X_RTC_INT, .reg = 1, .mask = WM831X_RTC_PER_EINT, }, [WM831X_IRQ_RTC_ALM] = { .primary = WM831X_RTC_INT, .reg = 1, .mask = WM831X_RTC_ALM_EINT, }, [WM831X_IRQ_CHG_BATT_HOT] = { .primary = WM831X_CHG_INT, .reg = 2, .mask = WM831X_CHG_BATT_HOT_EINT, }, [WM831X_IRQ_CHG_BATT_COLD] = { .primary = WM831X_CHG_INT, .reg = 2, .mask = WM831X_CHG_BATT_COLD_EINT, }, [WM831X_IRQ_CHG_BATT_FAIL] = { .primary = WM831X_CHG_INT, .reg = 2, .mask = WM831X_CHG_BATT_FAIL_EINT, }, [WM831X_IRQ_CHG_OV] = { .primary = WM831X_CHG_INT, .reg = 2, .mask = WM831X_CHG_OV_EINT, }, [WM831X_IRQ_CHG_END] = { .primary = WM831X_CHG_INT, .reg = 2, .mask = WM831X_CHG_END_EINT, }, [WM831X_IRQ_CHG_TO] = { .primary = WM831X_CHG_INT, .reg = 2, .mask = WM831X_CHG_TO_EINT, }, [WM831X_IRQ_CHG_MODE] = { .primary = WM831X_CHG_INT, .reg = 2, .mask = WM831X_CHG_MODE_EINT, }, [WM831X_IRQ_CHG_START] = { .primary = WM831X_CHG_INT, .reg = 2, .mask = WM831X_CHG_START_EINT, }, [WM831X_IRQ_TCHDATA] = { .primary = WM831X_TCHDATA_INT, .reg = 1, .mask = WM831X_TCHDATA_EINT, }, [WM831X_IRQ_TCHPD] = { .primary = WM831X_TCHPD_INT, .reg = 1, .mask = WM831X_TCHPD_EINT, }, [WM831X_IRQ_AUXADC_DATA] = { .primary = WM831X_AUXADC_INT, .reg = 1, .mask = WM831X_AUXADC_DATA_EINT, }, [WM831X_IRQ_AUXADC_DCOMP1] = { .primary = WM831X_AUXADC_INT, .reg = 1, .mask = WM831X_AUXADC_DCOMP1_EINT, }, [WM831X_IRQ_AUXADC_DCOMP2] = { .primary = WM831X_AUXADC_INT, .reg = 1, .mask = WM831X_AUXADC_DCOMP2_EINT, }, [WM831X_IRQ_AUXADC_DCOMP3] = { .primary = WM831X_AUXADC_INT, .reg = 1, .mask = WM831X_AUXADC_DCOMP3_EINT, }, [WM831X_IRQ_AUXADC_DCOMP4] = { .primary = WM831X_AUXADC_INT, .reg = 1, .mask = WM831X_AUXADC_DCOMP4_EINT, }, [WM831X_IRQ_CS1] = { .primary = WM831X_CS_INT, .reg = 2, .mask = WM831X_CS1_EINT, }, [WM831X_IRQ_CS2] = { .primary = WM831X_CS_INT, .reg = 2, .mask = WM831X_CS2_EINT, }, [WM831X_IRQ_HC_DC1] = { .primary = WM831X_HC_INT, .reg = 4, .mask = WM831X_HC_DC1_EINT, }, [WM831X_IRQ_HC_DC2] = { .primary = WM831X_HC_INT, .reg = 4, .mask = WM831X_HC_DC2_EINT, }, [WM831X_IRQ_UV_LDO1] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO1_EINT, }, [WM831X_IRQ_UV_LDO2] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO2_EINT, }, [WM831X_IRQ_UV_LDO3] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO3_EINT, }, [WM831X_IRQ_UV_LDO4] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO4_EINT, }, [WM831X_IRQ_UV_LDO5] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO5_EINT, }, [WM831X_IRQ_UV_LDO6] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO6_EINT, }, [WM831X_IRQ_UV_LDO7] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO7_EINT, }, [WM831X_IRQ_UV_LDO8] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO8_EINT, }, [WM831X_IRQ_UV_LDO9] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO9_EINT, }, [WM831X_IRQ_UV_LDO10] = { .primary = WM831X_UV_INT, .reg = 3, .mask = WM831X_UV_LDO10_EINT, }, [WM831X_IRQ_UV_DC1] = { .primary = WM831X_UV_INT, .reg = 4, .mask = WM831X_UV_DC1_EINT, }, [WM831X_IRQ_UV_DC2] = { .primary = WM831X_UV_INT, .reg = 4, .mask = WM831X_UV_DC2_EINT, }, [WM831X_IRQ_UV_DC3] = { .primary = WM831X_UV_INT, .reg = 4, .mask = WM831X_UV_DC3_EINT, }, [WM831X_IRQ_UV_DC4] = { .primary = WM831X_UV_INT, .reg = 4, .mask = WM831X_UV_DC4_EINT, }, }; static inline int irq_data_to_status_reg(struct wm831x_irq_data *irq_data) { return WM831X_INTERRUPT_STATUS_1 - 1 + irq_data->reg; } |
5fb4d38b1 mfd: Move WM831x ... |
322 323 |
static inline struct wm831x_irq_data *irq_to_wm831x_irq(struct wm831x *wm831x, int irq) |
7d4d0a3e7 mfd: Add WM831x i... |
324 |
{ |
cd99758ba mfd: Convert wm83... |
325 |
return &wm831x_irqs[irq]; |
7d4d0a3e7 mfd: Add WM831x i... |
326 |
} |
ba81cd393 mfd: Convert WM83... |
327 |
static void wm831x_irq_lock(struct irq_data *data) |
7d4d0a3e7 mfd: Add WM831x i... |
328 |
{ |
25a947f80 mfd: Convert Wolf... |
329 |
struct wm831x *wm831x = irq_data_get_irq_chip_data(data); |
7d4d0a3e7 mfd: Add WM831x i... |
330 |
|
7d4d0a3e7 mfd: Add WM831x i... |
331 |
mutex_lock(&wm831x->irq_lock); |
7d4d0a3e7 mfd: Add WM831x i... |
332 |
} |
7d4d0a3e7 mfd: Add WM831x i... |
333 |
|
ba81cd393 mfd: Convert WM83... |
334 |
static void wm831x_irq_sync_unlock(struct irq_data *data) |
7d4d0a3e7 mfd: Add WM831x i... |
335 |
{ |
25a947f80 mfd: Convert Wolf... |
336 |
struct wm831x *wm831x = irq_data_get_irq_chip_data(data); |
5fb4d38b1 mfd: Move WM831x ... |
337 |
int i; |
ca7a71824 mfd: Fix bus lock... |
338 339 340 341 342 343 344 345 |
for (i = 0; i < ARRAY_SIZE(wm831x->gpio_update); i++) { if (wm831x->gpio_update[i]) { wm831x_set_bits(wm831x, WM831X_GPIO1_CONTROL + i, WM831X_GPN_INT_MODE | WM831X_GPN_POL, wm831x->gpio_update[i]); wm831x->gpio_update[i] = 0; } } |
5fb4d38b1 mfd: Move WM831x ... |
346 347 348 349 |
for (i = 0; i < ARRAY_SIZE(wm831x->irq_masks_cur); i++) { /* If there's been a change in the mask write it back * to the hardware. */ if (wm831x->irq_masks_cur[i] != wm831x->irq_masks_cache[i]) { |
f624effb7 mfd: Convert WM83... |
350 351 352 353 |
dev_dbg(wm831x->dev, "IRQ mask sync: %x = %x ", WM831X_INTERRUPT_STATUS_1_MASK + i, wm831x->irq_masks_cur[i]); |
5fb4d38b1 mfd: Move WM831x ... |
354 355 356 357 358 |
wm831x->irq_masks_cache[i] = wm831x->irq_masks_cur[i]; wm831x_reg_write(wm831x, WM831X_INTERRUPT_STATUS_1_MASK + i, wm831x->irq_masks_cur[i]); } |
7d4d0a3e7 mfd: Add WM831x i... |
359 |
} |
7d4d0a3e7 mfd: Add WM831x i... |
360 |
mutex_unlock(&wm831x->irq_lock); |
7d4d0a3e7 mfd: Add WM831x i... |
361 |
} |
7d4d0a3e7 mfd: Add WM831x i... |
362 |
|
f624effb7 mfd: Convert WM83... |
363 |
static void wm831x_irq_enable(struct irq_data *data) |
7d4d0a3e7 mfd: Add WM831x i... |
364 |
{ |
25a947f80 mfd: Convert Wolf... |
365 |
struct wm831x *wm831x = irq_data_get_irq_chip_data(data); |
ba81cd393 mfd: Convert WM83... |
366 |
struct wm831x_irq_data *irq_data = irq_to_wm831x_irq(wm831x, |
cd99758ba mfd: Convert wm83... |
367 |
data->hwirq); |
7d4d0a3e7 mfd: Add WM831x i... |
368 |
|
5fb4d38b1 mfd: Move WM831x ... |
369 |
wm831x->irq_masks_cur[irq_data->reg - 1] &= ~irq_data->mask; |
7d4d0a3e7 mfd: Add WM831x i... |
370 |
} |
7d4d0a3e7 mfd: Add WM831x i... |
371 |
|
f624effb7 mfd: Convert WM83... |
372 |
static void wm831x_irq_disable(struct irq_data *data) |
7d4d0a3e7 mfd: Add WM831x i... |
373 |
{ |
25a947f80 mfd: Convert Wolf... |
374 |
struct wm831x *wm831x = irq_data_get_irq_chip_data(data); |
ba81cd393 mfd: Convert WM83... |
375 |
struct wm831x_irq_data *irq_data = irq_to_wm831x_irq(wm831x, |
cd99758ba mfd: Convert wm83... |
376 |
data->hwirq); |
5fb4d38b1 mfd: Move WM831x ... |
377 378 |
wm831x->irq_masks_cur[irq_data->reg - 1] |= irq_data->mask; |
7d4d0a3e7 mfd: Add WM831x i... |
379 |
} |
ba81cd393 mfd: Convert WM83... |
380 |
static int wm831x_irq_set_type(struct irq_data *data, unsigned int type) |
896060c76 ASoC: Use more id... |
381 |
{ |
25a947f80 mfd: Convert Wolf... |
382 |
struct wm831x *wm831x = irq_data_get_irq_chip_data(data); |
ca7a71824 mfd: Fix bus lock... |
383 |
int irq; |
896060c76 ASoC: Use more id... |
384 |
|
cd99758ba mfd: Convert wm83... |
385 |
irq = data->hwirq; |
896060c76 ASoC: Use more id... |
386 |
|
c9d66d351 mfd: Ignore non-G... |
387 388 389 390 391 392 393 |
if (irq < WM831X_IRQ_GPIO_1 || irq > WM831X_IRQ_GPIO_11) { /* Ignore internal-only IRQs */ if (irq >= 0 && irq < WM831X_NUM_IRQS) return 0; else return -EINVAL; } |
896060c76 ASoC: Use more id... |
394 |
|
08256712a mfd: Fix off by o... |
395 396 397 398 |
/* Rebase the IRQ into the GPIO range so we've got a sensible array * index. */ irq -= WM831X_IRQ_GPIO_1; |
ca7a71824 mfd: Fix bus lock... |
399 400 401 402 |
/* We set the high bit to flag that we need an update; don't * do the update here as we can be called with the bus lock * held. */ |
1fe17a24e mfd: Emulate acti... |
403 404 |
wm831x->gpio_level_low[irq] = false; wm831x->gpio_level_high[irq] = false; |
896060c76 ASoC: Use more id... |
405 406 |
switch (type) { case IRQ_TYPE_EDGE_BOTH: |
ca7a71824 mfd: Fix bus lock... |
407 |
wm831x->gpio_update[irq] = 0x10000 | WM831X_GPN_INT_MODE; |
896060c76 ASoC: Use more id... |
408 409 |
break; case IRQ_TYPE_EDGE_RISING: |
ca7a71824 mfd: Fix bus lock... |
410 |
wm831x->gpio_update[irq] = 0x10000 | WM831X_GPN_POL; |
896060c76 ASoC: Use more id... |
411 412 |
break; case IRQ_TYPE_EDGE_FALLING: |
ca7a71824 mfd: Fix bus lock... |
413 |
wm831x->gpio_update[irq] = 0x10000; |
7583a213e mfd: Simulate act... |
414 415 416 |
break; case IRQ_TYPE_LEVEL_HIGH: wm831x->gpio_update[irq] = 0x10000 | WM831X_GPN_POL; |
1fe17a24e mfd: Emulate acti... |
417 418 419 420 421 |
wm831x->gpio_level_high[irq] = true; break; case IRQ_TYPE_LEVEL_LOW: wm831x->gpio_update[irq] = 0x10000; wm831x->gpio_level_low[irq] = true; |
896060c76 ASoC: Use more id... |
422 423 424 425 |
break; default: return -EINVAL; } |
ca7a71824 mfd: Fix bus lock... |
426 |
return 0; |
896060c76 ASoC: Use more id... |
427 |
} |
5fb4d38b1 mfd: Move WM831x ... |
428 |
static struct irq_chip wm831x_irq_chip = { |
ba81cd393 mfd: Convert WM83... |
429 430 431 |
.name = "wm831x", .irq_bus_lock = wm831x_irq_lock, .irq_bus_sync_unlock = wm831x_irq_sync_unlock, |
f624effb7 mfd: Convert WM83... |
432 433 |
.irq_disable = wm831x_irq_disable, .irq_enable = wm831x_irq_enable, |
ba81cd393 mfd: Convert WM83... |
434 |
.irq_set_type = wm831x_irq_set_type, |
5fb4d38b1 mfd: Move WM831x ... |
435 436 437 438 439 |
}; /* The processing of the primary interrupt occurs in a thread so that * we can interact with the device over I2C or SPI. */ static irqreturn_t wm831x_irq_thread(int irq, void *data) |
7d4d0a3e7 mfd: Add WM831x i... |
440 |
{ |
5fb4d38b1 mfd: Move WM831x ... |
441 |
struct wm831x *wm831x = data; |
7d4d0a3e7 mfd: Add WM831x i... |
442 |
unsigned int i; |
7583a213e mfd: Simulate act... |
443 |
int primary, status_addr, ret; |
5fb4d38b1 mfd: Move WM831x ... |
444 445 |
int status_regs[WM831X_NUM_IRQ_REGS] = { 0 }; int read[WM831X_NUM_IRQ_REGS] = { 0 }; |
7d4d0a3e7 mfd: Add WM831x i... |
446 447 448 449 450 451 452 453 454 |
int *status; primary = wm831x_reg_read(wm831x, WM831X_SYSTEM_INTERRUPTS); if (primary < 0) { dev_err(wm831x->dev, "Failed to read system interrupt: %d ", primary); goto out; } |
8546bd4af mfd: Add fast pat... |
455 456 457 458 459 460 |
/* The touch interrupts are visible in the primary register as * an optimisation; open code this to avoid complicating the * main handling loop and so we can also skip iterating the * descriptors. */ if (primary & WM831X_TCHPD_INT) |
cd99758ba mfd: Convert wm83... |
461 462 |
handle_nested_irq(irq_find_mapping(wm831x->irq_domain, WM831X_IRQ_TCHPD)); |
8546bd4af mfd: Add fast pat... |
463 |
if (primary & WM831X_TCHDATA_INT) |
cd99758ba mfd: Convert wm83... |
464 465 |
handle_nested_irq(irq_find_mapping(wm831x->irq_domain, WM831X_IRQ_TCHDATA)); |
953c7d025 mfd: Still check ... |
466 |
primary &= ~(WM831X_TCHDATA_EINT | WM831X_TCHPD_EINT); |
8546bd4af mfd: Add fast pat... |
467 |
|
7d4d0a3e7 mfd: Add WM831x i... |
468 469 470 471 472 473 474 475 476 477 478 |
for (i = 0; i < ARRAY_SIZE(wm831x_irqs); i++) { int offset = wm831x_irqs[i].reg - 1; if (!(primary & wm831x_irqs[i].primary)) continue; status = &status_regs[offset]; /* Hopefully there should only be one register to read * each time otherwise we ought to do a block read. */ if (!read[offset]) { |
88c939770 mfd: Acknowlege a... |
479 480 481 |
status_addr = irq_data_to_status_reg(&wm831x_irqs[i]); *status = wm831x_reg_read(wm831x, status_addr); |
7d4d0a3e7 mfd: Add WM831x i... |
482 483 484 485 486 |
if (*status < 0) { dev_err(wm831x->dev, "Failed to read IRQ status: %d ", *status); |
5fb4d38b1 mfd: Move WM831x ... |
487 |
goto out; |
7d4d0a3e7 mfd: Add WM831x i... |
488 |
} |
7d4d0a3e7 mfd: Add WM831x i... |
489 |
read[offset] = 1; |
88c939770 mfd: Acknowlege a... |
490 491 492 493 494 495 496 497 |
/* Ignore any bits that we don't think are masked */ *status &= ~wm831x->irq_masks_cur[offset]; /* Acknowledge now so we don't miss * notifications while we handle. */ wm831x_reg_write(wm831x, status_addr, *status); |
7d4d0a3e7 mfd: Add WM831x i... |
498 |
} |
88c939770 mfd: Acknowlege a... |
499 |
if (*status & wm831x_irqs[i].mask) |
cd99758ba mfd: Convert wm83... |
500 501 |
handle_nested_irq(irq_find_mapping(wm831x->irq_domain, i)); |
7583a213e mfd: Simulate act... |
502 503 504 505 506 |
/* Simulate an edge triggered IRQ by polling the input * status. This is sucky but improves interoperability. */ if (primary == WM831X_GP_INT && |
1fe17a24e mfd: Emulate acti... |
507 |
wm831x->gpio_level_high[i - WM831X_IRQ_GPIO_1]) { |
7583a213e mfd: Simulate act... |
508 509 |
ret = wm831x_reg_read(wm831x, WM831X_GPIO_LEVEL); while (ret & 1 << (i - WM831X_IRQ_GPIO_1)) { |
1fe17a24e mfd: Emulate acti... |
510 511 512 513 514 515 516 517 518 519 520 |
handle_nested_irq(irq_find_mapping(wm831x->irq_domain, i)); ret = wm831x_reg_read(wm831x, WM831X_GPIO_LEVEL); } } if (primary == WM831X_GP_INT && wm831x->gpio_level_low[i - WM831X_IRQ_GPIO_1]) { ret = wm831x_reg_read(wm831x, WM831X_GPIO_LEVEL); while (!(ret & 1 << (i - WM831X_IRQ_GPIO_1))) { |
cd99758ba mfd: Convert wm83... |
521 522 |
handle_nested_irq(irq_find_mapping(wm831x->irq_domain, i)); |
7583a213e mfd: Simulate act... |
523 524 525 526 |
ret = wm831x_reg_read(wm831x, WM831X_GPIO_LEVEL); } } |
7d4d0a3e7 mfd: Add WM831x i... |
527 |
} |
7d4d0a3e7 mfd: Add WM831x i... |
528 |
out: |
7d4d0a3e7 mfd: Add WM831x i... |
529 530 |
return IRQ_HANDLED; } |
cd99758ba mfd: Convert wm83... |
531 532 533 534 535 536 |
static int wm831x_irq_map(struct irq_domain *h, unsigned int virq, irq_hw_number_t hw) { irq_set_chip_data(virq, h->host_data); irq_set_chip_and_handler(virq, &wm831x_irq_chip, handle_edge_irq); irq_set_nested_thread(virq, 1); |
cd99758ba mfd: Convert wm83... |
537 |
irq_set_noprobe(virq); |
cd99758ba mfd: Convert wm83... |
538 539 540 |
return 0; } |
7ce7b26f8 mfd: Constify reg... |
541 |
static const struct irq_domain_ops wm831x_irq_domain_ops = { |
cd99758ba mfd: Convert wm83... |
542 543 544 |
.map = wm831x_irq_map, .xlate = irq_domain_xlate_twocell, }; |
7d4d0a3e7 mfd: Add WM831x i... |
545 546 |
int wm831x_irq_init(struct wm831x *wm831x, int irq) { |
f6dd8449c mfd: wm831x: Add ... |
547 |
struct wm831x_pdata *pdata = &wm831x->pdata; |
cd99758ba mfd: Convert wm83... |
548 549 |
struct irq_domain *domain; int i, ret, irq_base; |
7d4d0a3e7 mfd: Add WM831x i... |
550 |
|
14f572fa3 mfd: Always initi... |
551 |
mutex_init(&wm831x->irq_lock); |
0d7e0e399 mfd: Initialise W... |
552 553 554 555 556 557 558 |
/* Mask the individual interrupt sources */ for (i = 0; i < ARRAY_SIZE(wm831x->irq_masks_cur); i++) { wm831x->irq_masks_cur[i] = 0xffff; wm831x->irq_masks_cache[i] = 0xffff; wm831x_reg_write(wm831x, WM831X_INTERRUPT_STATUS_1_MASK + i, 0xffff); } |
5c05a8d1f mfd: Support dyna... |
559 |
/* Try to dynamically allocate IRQs if no base is specified */ |
f6dd8449c mfd: wm831x: Add ... |
560 |
if (pdata->irq_base) { |
cd99758ba mfd: Convert wm83... |
561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 |
irq_base = irq_alloc_descs(pdata->irq_base, 0, WM831X_NUM_IRQS, 0); if (irq_base < 0) { dev_warn(wm831x->dev, "Failed to allocate IRQs: %d ", irq_base); irq_base = 0; } } else { irq_base = 0; } if (irq_base) domain = irq_domain_add_legacy(wm831x->dev->of_node, ARRAY_SIZE(wm831x_irqs), irq_base, 0, &wm831x_irq_domain_ops, wm831x); |
5c05a8d1f mfd: Support dyna... |
579 |
else |
cd99758ba mfd: Convert wm83... |
580 581 582 583 |
domain = irq_domain_add_linear(wm831x->dev->of_node, ARRAY_SIZE(wm831x_irqs), &wm831x_irq_domain_ops, wm831x); |
5c05a8d1f mfd: Support dyna... |
584 |
|
cd99758ba mfd: Convert wm83... |
585 586 587 588 |
if (!domain) { dev_warn(wm831x->dev, "Failed to allocate IRQ domain "); return -EINVAL; |
7d4d0a3e7 mfd: Add WM831x i... |
589 |
} |
f6dd8449c mfd: wm831x: Add ... |
590 |
if (pdata->irq_cmos) |
b103e0b3c mfd: Support conf... |
591 592 593 594 595 596 |
i = 0; else i = WM831X_IRQ_OD; wm831x_set_bits(wm831x, WM831X_IRQ_CONFIG, WM831X_IRQ_OD, i); |
7d4d0a3e7 mfd: Add WM831x i... |
597 |
wm831x->irq = irq; |
cd99758ba mfd: Convert wm83... |
598 |
wm831x->irq_domain = domain; |
7d4d0a3e7 mfd: Add WM831x i... |
599 |
|
bc86fcee3 mfd: Continue wit... |
600 |
if (irq) { |
4492c4c3f mfd: Don't try to... |
601 602 603 604 605 606 607 608 609 610 611 612 |
/* Try to flag /IRQ as a wake source; there are a number of * unconditional wake sources in the PMIC so this isn't * conditional but we don't actually care *too* much if it * fails. */ ret = enable_irq_wake(irq); if (ret != 0) { dev_warn(wm831x->dev, "Can't enable IRQ as wake source: %d ", ret); } |
bc86fcee3 mfd: Continue wit... |
613 614 615 616 617 618 619 620 621 622 623 624 625 |
ret = request_threaded_irq(irq, NULL, wm831x_irq_thread, IRQF_TRIGGER_LOW | IRQF_ONESHOT, "wm831x", wm831x); if (ret != 0) { dev_err(wm831x->dev, "Failed to request IRQ %d: %d ", irq, ret); return ret; } } else { dev_warn(wm831x->dev, "No interrupt specified - functionality limited "); |
7d4d0a3e7 mfd: Add WM831x i... |
626 |
} |
5fb4d38b1 mfd: Move WM831x ... |
627 628 |
/* Enable top level interrupts, we mask at secondary level */ wm831x_reg_write(wm831x, WM831X_SYSTEM_INTERRUPTS_MASK, 0); |
7d4d0a3e7 mfd: Add WM831x i... |
629 630 631 632 633 634 635 636 |
return 0; } void wm831x_irq_exit(struct wm831x *wm831x) { if (wm831x->irq) free_irq(wm831x->irq, wm831x); } |