Blame view
drivers/nvmem/sc27xx-efuse.c
7.18 KB
19c54468f nvmem: Add Spread... |
1 2 3 4 5 6 |
// SPDX-License-Identifier: GPL-2.0 // Copyright (C) 2018 Spreadtrum Communications Inc. #include <linux/hwspinlock.h> #include <linux/module.h> #include <linux/of.h> |
2eef018ef nvmem: sc27xx: ad... |
7 |
#include <linux/of_device.h> |
19c54468f nvmem: Add Spread... |
8 9 10 11 12 13 |
#include <linux/platform_device.h> #include <linux/regmap.h> #include <linux/nvmem-provider.h> /* PMIC global registers definition */ #define SC27XX_MODULE_EN 0xc08 |
2eef018ef nvmem: sc27xx: ad... |
14 |
#define SC2730_MODULE_EN 0x1808 |
19c54468f nvmem: Add Spread... |
15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 |
#define SC27XX_EFUSE_EN BIT(6) /* Efuse controller registers definition */ #define SC27XX_EFUSE_GLB_CTRL 0x0 #define SC27XX_EFUSE_DATA_RD 0x4 #define SC27XX_EFUSE_DATA_WR 0x8 #define SC27XX_EFUSE_BLOCK_INDEX 0xc #define SC27XX_EFUSE_MODE_CTRL 0x10 #define SC27XX_EFUSE_STATUS 0x14 #define SC27XX_EFUSE_WR_TIMING_CTRL 0x20 #define SC27XX_EFUSE_RD_TIMING_CTRL 0x24 #define SC27XX_EFUSE_EFUSE_DEB_CTRL 0x28 /* Mask definition for SC27XX_EFUSE_BLOCK_INDEX register */ #define SC27XX_EFUSE_BLOCK_MASK GENMASK(4, 0) /* Bits definitions for SC27XX_EFUSE_MODE_CTRL register */ #define SC27XX_EFUSE_PG_START BIT(0) #define SC27XX_EFUSE_RD_START BIT(1) #define SC27XX_EFUSE_CLR_RDDONE BIT(2) /* Bits definitions for SC27XX_EFUSE_STATUS register */ #define SC27XX_EFUSE_PGM_BUSY BIT(0) #define SC27XX_EFUSE_READ_BUSY BIT(1) #define SC27XX_EFUSE_STANDBY BIT(2) #define SC27XX_EFUSE_GLOBAL_PROT BIT(3) #define SC27XX_EFUSE_RD_DONE BIT(4) /* Block number and block width (bytes) definitions */ #define SC27XX_EFUSE_BLOCK_MAX 32 #define SC27XX_EFUSE_BLOCK_WIDTH 2 /* Timeout (ms) for the trylock of hardware spinlocks */ #define SC27XX_EFUSE_HWLOCK_TIMEOUT 5000 /* Timeout (us) of polling the status */ #define SC27XX_EFUSE_POLL_TIMEOUT 3000000 #define SC27XX_EFUSE_POLL_DELAY_US 10000 |
2eef018ef nvmem: sc27xx: ad... |
53 54 55 56 57 58 59 |
/* * Since different PMICs of SC27xx series can have different * address , we should save address in the device data structure. */ struct sc27xx_efuse_variant_data { u32 module_en; }; |
19c54468f nvmem: Add Spread... |
60 61 62 63 64 65 |
struct sc27xx_efuse { struct device *dev; struct regmap *regmap; struct hwspinlock *hwlock; struct mutex mutex; u32 base; |
2eef018ef nvmem: sc27xx: ad... |
66 67 68 69 70 71 72 73 74 |
const struct sc27xx_efuse_variant_data *var_data; }; static const struct sc27xx_efuse_variant_data sc2731_edata = { .module_en = SC27XX_MODULE_EN, }; static const struct sc27xx_efuse_variant_data sc2730_edata = { .module_en = SC2730_MODULE_EN, |
19c54468f nvmem: Add Spread... |
75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 |
}; /* * On Spreadtrum platform, we have multi-subsystems will access the unique * efuse controller, so we need one hardware spinlock to synchronize between * the multiple subsystems. */ static int sc27xx_efuse_lock(struct sc27xx_efuse *efuse) { int ret; mutex_lock(&efuse->mutex); ret = hwspin_lock_timeout_raw(efuse->hwlock, SC27XX_EFUSE_HWLOCK_TIMEOUT); if (ret) { dev_err(efuse->dev, "timeout to get the hwspinlock "); mutex_unlock(&efuse->mutex); return ret; } return 0; } static void sc27xx_efuse_unlock(struct sc27xx_efuse *efuse) { hwspin_unlock_raw(efuse->hwlock); mutex_unlock(&efuse->mutex); } static int sc27xx_efuse_poll_status(struct sc27xx_efuse *efuse, u32 bits) { int ret; u32 val; ret = regmap_read_poll_timeout(efuse->regmap, efuse->base + SC27XX_EFUSE_STATUS, val, (val & bits), SC27XX_EFUSE_POLL_DELAY_US, SC27XX_EFUSE_POLL_TIMEOUT); if (ret) { dev_err(efuse->dev, "timeout to update the efuse status "); return ret; } return 0; } static int sc27xx_efuse_read(void *context, u32 offset, void *val, size_t bytes) { struct sc27xx_efuse *efuse = context; |
996e39bb0 nvmem: sc27xx: Co... |
128 129 |
u32 buf, blk_index = offset / SC27XX_EFUSE_BLOCK_WIDTH; u32 blk_offset = (offset % SC27XX_EFUSE_BLOCK_WIDTH) * BITS_PER_BYTE; |
19c54468f nvmem: Add Spread... |
130 |
int ret; |
996e39bb0 nvmem: sc27xx: Co... |
131 132 |
if (blk_index > SC27XX_EFUSE_BLOCK_MAX || bytes > SC27XX_EFUSE_BLOCK_WIDTH) |
19c54468f nvmem: Add Spread... |
133 134 135 136 137 138 139 |
return -EINVAL; ret = sc27xx_efuse_lock(efuse); if (ret) return ret; /* Enable the efuse controller. */ |
2eef018ef nvmem: sc27xx: ad... |
140 |
ret = regmap_update_bits(efuse->regmap, efuse->var_data->module_en, |
19c54468f nvmem: Add Spread... |
141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 |
SC27XX_EFUSE_EN, SC27XX_EFUSE_EN); if (ret) goto unlock_efuse; /* * Before reading, we should ensure the efuse controller is in * standby state. */ ret = sc27xx_efuse_poll_status(efuse, SC27XX_EFUSE_STANDBY); if (ret) goto disable_efuse; /* Set the block address to be read. */ ret = regmap_write(efuse->regmap, efuse->base + SC27XX_EFUSE_BLOCK_INDEX, |
996e39bb0 nvmem: sc27xx: Co... |
156 |
blk_index & SC27XX_EFUSE_BLOCK_MASK); |
19c54468f nvmem: Add Spread... |
157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 |
if (ret) goto disable_efuse; /* Start reading process from efuse memory. */ ret = regmap_update_bits(efuse->regmap, efuse->base + SC27XX_EFUSE_MODE_CTRL, SC27XX_EFUSE_RD_START, SC27XX_EFUSE_RD_START); if (ret) goto disable_efuse; /* * Polling the read done status to make sure the reading process * is completed, that means the data can be read out now. */ ret = sc27xx_efuse_poll_status(efuse, SC27XX_EFUSE_RD_DONE); if (ret) goto disable_efuse; /* Read data from efuse memory. */ ret = regmap_read(efuse->regmap, efuse->base + SC27XX_EFUSE_DATA_RD, &buf); if (ret) goto disable_efuse; /* Clear the read done flag. */ ret = regmap_update_bits(efuse->regmap, efuse->base + SC27XX_EFUSE_MODE_CTRL, SC27XX_EFUSE_CLR_RDDONE, SC27XX_EFUSE_CLR_RDDONE); disable_efuse: /* Disable the efuse controller after reading. */ |
2eef018ef nvmem: sc27xx: ad... |
190 |
regmap_update_bits(efuse->regmap, efuse->var_data->module_en, SC27XX_EFUSE_EN, 0); |
19c54468f nvmem: Add Spread... |
191 192 |
unlock_efuse: sc27xx_efuse_unlock(efuse); |
996e39bb0 nvmem: sc27xx: Co... |
193 194 |
if (!ret) { buf >>= blk_offset; |
19c54468f nvmem: Add Spread... |
195 |
memcpy(val, &buf, bytes); |
996e39bb0 nvmem: sc27xx: Co... |
196 |
} |
19c54468f nvmem: Add Spread... |
197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 |
return ret; } static int sc27xx_efuse_probe(struct platform_device *pdev) { struct device_node *np = pdev->dev.of_node; struct nvmem_config econfig = { }; struct nvmem_device *nvmem; struct sc27xx_efuse *efuse; int ret; efuse = devm_kzalloc(&pdev->dev, sizeof(*efuse), GFP_KERNEL); if (!efuse) return -ENOMEM; efuse->regmap = dev_get_regmap(pdev->dev.parent, NULL); if (!efuse->regmap) { dev_err(&pdev->dev, "failed to get efuse regmap "); return -ENODEV; } ret = of_property_read_u32(np, "reg", &efuse->base); if (ret) { dev_err(&pdev->dev, "failed to get efuse base address "); return ret; } ret = of_hwspin_lock_get_id(np, 0); if (ret < 0) { dev_err(&pdev->dev, "failed to get hwspinlock id "); return ret; } |
1e6d8e5f4 nvmem: sc27xx: Ch... |
233 |
efuse->hwlock = devm_hwspin_lock_request_specific(&pdev->dev, ret); |
19c54468f nvmem: Add Spread... |
234 235 236 237 238 239 240 241 |
if (!efuse->hwlock) { dev_err(&pdev->dev, "failed to request hwspinlock "); return -ENXIO; } mutex_init(&efuse->mutex); efuse->dev = &pdev->dev; |
2eef018ef nvmem: sc27xx: ad... |
242 |
efuse->var_data = of_device_get_match_data(&pdev->dev); |
19c54468f nvmem: Add Spread... |
243 244 245 246 247 248 249 250 251 252 253 254 255 |
econfig.stride = 1; econfig.word_size = 1; econfig.read_only = true; econfig.name = "sc27xx-efuse"; econfig.size = SC27XX_EFUSE_BLOCK_MAX * SC27XX_EFUSE_BLOCK_WIDTH; econfig.reg_read = sc27xx_efuse_read; econfig.priv = efuse; econfig.dev = &pdev->dev; nvmem = devm_nvmem_register(&pdev->dev, &econfig); if (IS_ERR(nvmem)) { dev_err(&pdev->dev, "failed to register nvmem config "); |
19c54468f nvmem: Add Spread... |
256 257 258 259 260 |
return PTR_ERR(nvmem); } return 0; } |
19c54468f nvmem: Add Spread... |
261 |
static const struct of_device_id sc27xx_efuse_of_match[] = { |
2eef018ef nvmem: sc27xx: ad... |
262 263 |
{ .compatible = "sprd,sc2731-efuse", .data = &sc2731_edata}, { .compatible = "sprd,sc2730-efuse", .data = &sc2730_edata}, |
19c54468f nvmem: Add Spread... |
264 265 266 267 268 |
{ } }; static struct platform_driver sc27xx_efuse_driver = { .probe = sc27xx_efuse_probe, |
19c54468f nvmem: Add Spread... |
269 270 271 272 273 274 275 276 277 278 279 |
.driver = { .name = "sc27xx-efuse", .of_match_table = sc27xx_efuse_of_match, }, }; module_platform_driver(sc27xx_efuse_driver); MODULE_AUTHOR("Freeman Liu <freeman.liu@spreadtrum.com>"); MODULE_DESCRIPTION("Spreadtrum SC27xx efuse driver"); MODULE_LICENSE("GPL v2"); |